

### FEATURES

- Low supply current: 250  $\mu$ A maximum
- Very low input bias current: 1 pA maximum
- Low offset voltage: 750  $\mu$ V maximum
- Single-supply operation: 5 V to 26 V
- Dual-supply operation:  $\pm 2.5$  V to  $\pm 13$  V
- Rail-to-rail output
- Unity-gain stable
- No phase reversal

### ENHANCED PRODUCT FEATURES

- Supports defense and aerospace applications (AQEC standard)
- Military temperature range ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )
- Controlled manufacturing baseline
- 1 assembly/test site
- 1 fabrication site
- Enhanced product change notification
- Qualification data available on request

### APPLICATIONS

- Line-/battery-powered instruments
- Photodiode amplifiers
- Precision current sensing
- Precision filters
- Portable audio

### GENERAL DESCRIPTION

The AD8643-EP is a low power, precision JFET input amplifier featuring extremely low input bias current and rail-to-rail output. The ability to swing nearly rail-to-rail at the input and rail-to-rail at the output enables designers to buffer CMOS digital-to-analog converters (DACs), ASICs, and other wide output swing devices in single-supply systems. The outputs remain stable with capacitive loads of more than 500 pF.

### PIN CONFIGURATION




Figure 1. 14-Lead SOIC (R-14)

06590-103

The AD8643-EP is suitable for applications using multichannel boards that require low power to manage heat. Other applications include photodiodes and battery management.

The AD8643-EP is fully specified over the military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . This device is available in a 14-lead SOIC.

Additional applications information is available in the [AD8643](#) data sheet.

#### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	Electrical Characteristics.....	3
Enhanced Product Features .....	1	Absolute Maximum Ratings .....	5
Applications.....	1	Thermal Resistance .....	5
Pin Configuration.....	1	ESD Caution.....	5
General Description .....	1	Typical Performance Characteristics .....	6
Revision History .....	2	Outline Dimensions .....	12
Specifications.....	3	Ordering Guide .....	12

## REVISION HISTORY

1/11—Revision 0: Initial Version

## SPECIFICATIONS

### ELECTRICAL CHARACTERISTICS

$V_S = 5.0\text{ V}$ ,  $V_{CM} = 2.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	$-55^\circ\text{C} < T_A < +85^\circ\text{C}$ $+85^\circ\text{C} < T_A < +125^\circ\text{C}$ , $V_{CM} = 1.5\text{ V}$		50	1000	$\mu\text{V}$ mV
Input Bias Current	$I_B$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		0.25	1	pA
Input Offset Current	$I_{OS}$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$			180	pA
Input Voltage Range		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$	0		60	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 2.5\text{ V}$	74	93		dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $V_O = 0.5\text{ to } 4.5\text{ V}$	80	140		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		2.5		$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ , $-55^\circ\text{C to } +125^\circ\text{C}$	4.95			V
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ , $-55^\circ\text{C to } +125^\circ\text{C}$	4.94		0.05	V
Output Current	$I_{OUT}$			0.01	0.05	V
				$\pm 6$		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 5\text{ V to } 26\text{ V}$	90	107		dB
Supply Current/Amplifier	$I_{SY}$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		195	250	$\mu\text{A}$
					270	$\mu\text{A}$
DYNAMIC PERFORMANCE						
Slew Rate	SR			2		V/ $\mu\text{s}$
Gain Bandwidth Product	GBP			2.5		MHz
Phase Margin	$\phi_m$			50		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_N$ p-p	$f = 0.1\text{ Hz to } 10\text{ Hz}$		4.0		$\mu\text{V p-p}$
Voltage Noise Density	$e_N$	$f = 1\text{ kHz}$		28.5		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	$f = 1\text{ kHz}$		0.5		fA/ $\sqrt{\text{Hz}}$

# AD8643-EP

$V_S = \pm 13\text{ V}$ ,  $V_{CM} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 2.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage	$V_{OS}$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		70	1000	$\mu\text{V}$
Input Bias Current	$I_B$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		0.25	1	$\text{pA}$
Input Offset Current	$I_{OS}$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$			260	$\text{pA}$
Input Voltage Range		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$	-13		65	$\text{pA}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -13\text{ V to }+10\text{ V}$	90	107	+10	$\text{dB}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $V_O = -11\text{ V to }+11\text{ V}$	215	290		$\text{V/mV}$
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		2.5		$\mu\text{V}/^\circ\text{C}$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ , $-55^\circ\text{C to }+125^\circ\text{C}$	12.95			$\text{V}$
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ , $-55^\circ\text{C to }+125^\circ\text{C}$	12.94		-12.95	$\text{V}$
Output Current	$I_{OUT}$			$\pm 12$	-12.94	$\text{mA}$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5\text{ V to } \pm 13\text{ V}$	90	107		$\text{dB}$
Supply Current/Amplifier	$I_{SY}$	$-55^\circ\text{C} < T_A < +125^\circ\text{C}$		200	290	$\mu\text{A}$
					330	$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR			3		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			3.5		$\text{MHz}$
Phase Margin	$\phi_m$			60		Degrees
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_N$ p-p	$f = 0.1\text{ Hz to }10\text{ Hz}$		4.2		$\mu\text{V p-p}$
Voltage Noise Density	$e_N$	$f = 1\text{ kHz}$		27.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	$f = 1\text{ kHz}$		0.5		$\text{fA}/\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

**Table 3.**

Parameter	Rating
Supply Voltage	27.3 V
Input Voltage	V <sub>-</sub> to V <sub>+</sub>
Differential Input Voltage	±Supply Voltage
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 4. Thermal Resistance**

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
14-Lead SOIC (R)	120	36	°C/W

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Input Offset Voltage




Figure 5. Offset Voltage Drift




Figure 3. Offset Voltage Drift




Figure 6. Input Bias Current vs.  $V_{CM}$




Figure 4. Input Offset Voltage




Figure 7. Input Bias Current vs. Temperature




Figure 8. Input Bias Current vs.  $V_{CM}$

09590-009




Figure 11. Open-Loop Gain vs. Load Resistance

09590-012




Figure 9. Input Offset Voltage ( $V_{OS}$ ) vs.  $V_{CM}$

09590-010




Figure 12. Open-Loop Gain vs. Temperature

09590-013




Figure 10. Input Offset Voltage vs.  $V_{CM}$

09590-011




Figure 13. Input Error Voltage vs. Output Voltage for Resistive Loads

09590-014

# AD8643-EP




Figure 14. Input Error Voltage vs. Output Voltage Within 300 mV of Supply Rails

09590-015




Figure 17. Output Saturation Voltage vs. Load Current

09590-018




Figure 15. Quiescent Current vs. Supply Voltage at Different Temperatures

09590-016




Figure 18. Open-Loop Gain and Phase Margin vs. Frequency

09590-019




Figure 16. Output Saturation Voltage vs. Load Current

09590-017




Figure 19. Open-Loop Gain and Phase Margin vs. Frequency

09590-020






Figure 20. Closed-Loop Gain vs. Frequency

09590-021




Figure 23. CMRR vs. Frequency

09590-024




Figure 21. Closed-Loop Gain vs. Frequency

09590-022




Figure 24. PSRR vs. Frequency

09590-025




Figure 22. CMRR vs. Frequency

09590-023




Figure 25. PSRR vs. Frequency

09590-026

# AD8643-EP




Figure 26. Output Impedance vs. Frequency

09590-027




Figure 29. Output Swing and Error vs. Settling Time

09590-030




Figure 27. Output Impedance vs. Frequency

09590-028




Figure 30. Small Signal Overshoot vs. Load Capacitance

09590-031




Figure 28. No Phase Reversal

09590-029




Figure 31. Small Signal Overshoot vs. Load Capacitance

09590-032




Figure 32. 0.1 Hz to 10 Hz Noise




Figure 35. Voltage Noise Density




Figure 33. 0.1 Hz to 10 Hz Noise




Figure 36. Total Harmonic Distortion + Noise vs. Frequency




Figure 34. Voltage Noise Density





Figure 37. Channel Separation

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AB  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 14-Lead Standard Small Outline Package [SOIC\_N]  
 Narrow Body  
 (R-14)

Dimensions shown in millimeters and (inches)

060606-A

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD8643TRZ-EP	-55°C to +125°C	14-lead SOIC_N	R-14
AD8643TRZ-EP-R7	-55°C to +125°C	14-lead SOIC_N	R-14

<sup>1</sup> Z = RoHS Compliant Part.