

CY7C1049GN

4-Mbit (512K words × 8 bit) Static RAM

Features

- High speed □ t_{AA} = 10 ns
- Low active and standby currents
 Active current: I_{CC} = 38 mA typical
 Standby current: I_{SB2} = 6 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Pb-free 36-pin SOJ and 44-pin TSOP II packages

Functional Description

CY7C1049GN is a high-performance CMOS fast static RAM device organized as 512K words by 8-bits.

Data writes are performed by asserting the Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW, while providing the data on I/O₀ through I/O₇ and address on A₀ through A₁₈ pins.

Data reads are <u>performed</u> by asserting the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₇).

All I/Os (I/O $_0$ through I/O $_7)$ are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signal OE is de-asserted

The logic block diagram is on page 2.

	Range	V _{CC} Range (V)	Speed (ns) 10/15	Power Dissipation				
Product				Operating I _{CC} , (mA) f = f _{max}		Standby I (mA)		
						Standby, I _{SB2} (mA)		
				Typ ^[1]	Мах	Typ ^[1]	Max	
CY7C1049GN18		1.65 V–2.2 V	15	-	40			
CY7C1049GN30	Industrial	2.2 V–3.6 V	10	38	45	6	8	
CY7C1049GN		4.5 V–5.5 V	10	38	45			

Product Portfolio


Notes

1. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

٠



Logic Block Diagram – CY7C1049GN





CY7C1049GN

Contents

Pin Configurations	4
Maximum Ratings	6
Operating Range	
DC Electrical Characteristics	
Capacitance	7
Thermal Resistance	
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	
Truth Table	
Ordering Information	
5	

Package Diagrams 1 Acronyms 1 Document Conventions 1 Units of Measure 1 Document History Page 1	4
Document Conventions1 Units of Measure1	5
Units of Measure1	6
	6
Document History Page1	6
	7
Sales, Solutions, and Legal Information1	8
Worldwide Sales and Design Support1	8
Products1	8
PSoC® Solutions1	8
Cypress Developer Community1	8
Technical Support1	8



Pin Configurations

Figure 1. 36-pin SOJ Pinout^[2]

I I			
A0 🗖	1	U	36 🗖 NC
A1 🗖	2		35 🗖 A18
A2 🗖	3		34 🗖 A17
Аз 🗖	4		33 🗖 A16
A4 🗖	5		32 🗖 A15
CE 🗖	6		31 🗖 OE
I/O0 🗖	7		30 🗖 I/O7
I/O1 🗖	8		29 🗖 I/O6
Vcc 🗖	9		28 🗖 GND
GND 🗖	10	SOJ	27 🗖 Vcc
I/O2 🗖	11		26 🗖 I/O5
I/O3 🗖	12		25 🗖 I/O4
WE 🗖	13		24 🗖 A14
A5 🗖	14		23 🗖 A13
A6 🗖	15		22 🗖 A12
A7 🗖	16		21 🗖 A11
A8 🗖	17		20 🗖 A10
A9 🗖	18		19 🗖 NC

Figure 2.	44-pin TSOP	II Pinout, Sin	gle Chip Enable ^[1]

1	-			1
NC 🗖	ື1		44	NC NC
NC 🗖	2		43	NC NC
A0 🗖	3		42	NC NC
A1 🗖	4		41	A 18
A2 🗖	5		40	A 17
A3 🗖	6		39	A 16
A4 🗖	7		38	A 15
/CE 🗖	8		37	■/OE
I/O0 🗖	9	44-pin TSOP I	36	I /07
I/O1 🗖	10		35	I /O6
VCC 🗖	11		34	VSS
VSS 🗖	12		33	
I/O2 🗖	13		32	I /O5
I/O3 🗖	14		31	I /04
/WE 🗖	15		30	A 14
A5 🗖	16		29	A 13
A6 🗖	17		28	A 12
A7 🗖	18		27	A 11
A8 🗖	19		26	A 10
A9 🗖	20		25	NC NC
NC 🗖	21		24	NC NC
NC 🗖	22		23	■ NC



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Current into outputs (in LOW state)	20 mA
Static discharge voltage	20011
(MIL-STD-883, Method 3015)	>2001 V
Latch-up current>	140 mA

Operating Range

Grade	Ambient Temperature	V _{cc}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Demonstern	Description		To all Quere distin		1	0 ns / 15 n	s	l lmit
Parameter	Descri	ption	Test Conditio	Test conditions		Typ ^[3]	Мах	Unit
		1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = -0.1 mA		1.4	_	_	
		2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -1.0 mA		2	_	_	
V _{OH} Output HIGH voltage	Output HIGH	2.7 V to 3.0 V	V_{CC} = Min, I_{OH} = -4.0 mA		2.2	_	_	v
		3.0 V to 3.6 V	V_{CC} = Min, I_{OH} = -4.0 mA		2.4	_	_	V
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -4.0 mA		2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1mA		$V_{CC} - 0.5^{[4]}$	_	_	
		1.65 V to 2.2 V	V_{CC} = Min, I_{OL} = 0.1 mA		_	_	0.2	
V	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA		_	_	0.4	V
V _{OL} voltage	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA		_	_	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 8 mA		_	_	0.4	
		1.65 V to 2.2 V	-		1.4	_	V _{CC} + 0.2 ^[2]	
	Input HIGH	2.2 V to 2.7 V	-		2	_	V _{CC} + 0.3 ^[2]	v
V _{IH}	voltage	2.7 V to 3.6 V	-		2	_	V _{CC} + 0.3 ^[2]	v
		4.5 V to 5.5 V	-		2	_	V _{CC} + 0.5 ^[2]	
		1.65 V to 2.2 V	-		-0.2 ^[2]	_	0.4	v
V.		2.2 V to 2.7 V	-		-0.3 ^[2]	_	0.6	
V _{IL}	Input LOW voltage	2.7 V to 3.6 V	-		-0.3 ^[2]	_	0.8	
		4.5 V to 5.5 V	-		-0.5 ^[2]	_	0.8	
I _{IX}	Input leakage curre	ent	GND <u><</u> V _{IN} ≤ V _{CC}		-1	_	+1	μA
I _{OZ}	Output leakage cur	rent	GND <u><</u> V _{OUT} <u><</u> V _{CC} , Outpu	t disabled	-1	_	+1	μA
	On another averally a		Max Vcc. Jour = 0 mA.	f = 100 MHz	_	38	45	
ICC	Operating supply c	urrent	$\begin{array}{ll} \text{Max V}_{\text{CC}}, \text{ I}_{\text{OUT}} = 0 \text{ mA}, \\ \text{CMOS levels} & f = 66.7 \text{ MHz} \end{array}$		_	_	40	mA
I _{SB1}	Automatic CE powe	er-down current –	$\begin{array}{l} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{array}$		-	-	15	mA
I _{SB2}	Automatic CE powe	er-down current –	Max V _{CC} , <u>CE</u> ≥ V _{CC} – 0.2 V V _{IN} ≥ V _{CC} – 0.2 V or V _{IN} ≤	/, 0.2 V, f = 0	-	6	8	mA

Notes

- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V 2.2 V),
- V_{CC} = 3 V (for V_{CC} range of 2.2V 3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V 5.5 V), T_A = 25 °C.

4. This parameter is guaranteed by design and not tested.

^{2.} $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.




Capacitance


Parameter ^[5]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	10	10	pF
C _{OUT}	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	pF

Thermal Resistance

Parameter ^[5]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
(H)	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch,	59.52	68.85	°C/W
(+)	Thermal resistance (junction to case)	four-layer printed circuit board	31.48	15.97	°C/W

AC Test Loads and Waveforms





Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V _{TH}	0.9	1.5	1.5	V
V _{HIGH}	1.8	3	3	V

Notes

- Tested initially and after any design or process changes that may affect these parameters.
 Full-device AC operation assumes a 100-μs ramp time from 0 to V_{CC(min)} and a 100-μs wait time after V_{CC} stabilization.




Data Retention Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V _{DR}	V_{CC} for data retention		1	-	V
I _{CCDR}	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[7]},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	_	8	mA
t _{CDR} ^[8]	Chip deselect to data retention time		0	_	ns
t _R ^[7, 8]		V _{CC} ≥ 2.2 V	10	-	ns
		V _{CC} < 2.2 V	15	-	ns

Data Retention Waveform

Figure 4. Data Retention Waveform^[7]



Notes

7. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} \ge 100 µs or stable at V_{CC (min)} \ge 100 µs.

8. These parameters are guaranteed by design.



AC Switching Characteristics

Over the operating range of -40 °C to 85 °C

D amana 4 au ^[9]	Description	10	ns	15 ns		
Parameter ^[9]	Description	Min	Мах	Min	Max	Unit
Read Cycle	1					
t _{RC}	Read cycle time	10	_	15	_	ns
t _{AA}	Address to data	-	10	-	15	ns
t _{OHA}	Data / ERR hold from address change	3	-	3	_	ns
t _{ACE}	CE LOW to data	-	10	-	15	ns
t _{DOE}	OE LOW to data	-	4.5	-	8	ns
t _{LZOE}	OE LOW to low impedance ^[10]	0	-	0	_	ns
t _{HZOE}	OE HIGH to HI-Z ^[10]	-	5	-	8	ns
t _{LZCE}	CE LOW to low impedance ^[10]	3	-	3	_	ns
t _{HZCE}	CE HIGH to HI-Z ^[10]	-	5	-	8	ns
t _{PU}	CE LOW to power-up ^[11, 12]	0	-	0	_	ns
t _{PD}	CE HIGH to power-down ^[11, 12]	-	10	-	15	ns
Write Cycle ^{[12}	2, 13]					
t _{WC}	Write cycle time	10	_	15	_	ns
t _{SCE}	CE LOW to write end	7	_	12	_	ns
t _{AW}	Address setup to write end	7	_	12	_	ns
t _{HA}	Address hold from write end	0	-	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	7	-	12	_	ns
t _{SD}	Data setup to write end	5	-	8	_	ns
t _{HD}	Data hold from write end	0	_	0	_	ns
t _{LZWE}	WE HIGH to low impedance ^[10]	3	_	3	_	ns
t _{HZWE}	WE LOW to HI-Z ^[10]	-	5	-	8	ns

Notes

- 9. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 3 on page 6, unless specified otherwise.
- 10. t_{HZOE}, t_{HZCE}, t_{HZCE}, t_{LZCE}, voltage.


11. These parameters are guaranteed by design and are not tested.


12. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write. 13. The minimum write cycle pulse width in Write Cycle No. 2 (WE Controlled, OE LOW) should be equal to sum of t_{DS} and t_{HZWE}.




Switching Waveforms











 $\begin{array}{l} \textbf{Notes} \\ \textbf{14. WE is HIGH for the read cycle.} \\ \textbf{15. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.} \end{array}$



Switching Waveforms (continued)






Notes
16. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
17. Data I/O is in HI-Z state if CE = V_{IH}, or OE = V_{IH}.
18. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms (continued)



Notes

19. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{|L}$, $\overline{CE} = V_{|L}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

20. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.

21. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

22. During this period the I/Os are in output state. Do not apply input signals.



Truth Table


CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	X ^[23]	X ^[23]	HI-Z	Power down	Standby (I _{SB})
L	L	Н	Data out	Read all bits	Active (I _{CC})
L	Х	L	Data in	Write all bits	Active (I _{CC})
L	Н	Н	HI-Z	Selected, outputs disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
		CY7C1049GN30-10ZSXI	51-85087	44-pin TSOP II	
	2.2 V–3.6 V	CY7C1049GN30-10ZSXIT	51-85087	44-pin TSOP II, Tape & Reel	
10	2.2 V-3.0 V	CY7C1049GN30-10VXI	51-85090	36-pin Molded SOJ	Industrial
		CY7C1049GN30-10VXIT	51-85090	36-pin Molded SOJ, Tape & Reel	muustnai
	45V-55V	CY7C1049GN-10VXI	51-85090	36-pin Molded SOJ	
		CY7C1049GN-10VXIT	51-85090	36-pin Molded SOJ, Tape & Reel	

Ordering Code Definitions





Package Diagrams





Figure 11. 36L SOJ V36.4 (Molded) Package Outline, 51-85090

36 Lead (400 MIL) Molded SOJ V36







Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
TTL	transistor-transistor logic		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
MHz	megahertz
μΑ	microamperes
μS	microseconds
mA	milliamperes
mm	millimeter
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



Document History Page

	Document Title: CY7C1049GN, 4-Mbit (512K words × 8 bit) Static RAM Document Number: 002-10613					
Rev.	ECN No.	Orig. of Change	Submission Date	n Description of Change		
**	5074703	NILE	01/06/2016	New data sheet.		
*A	5082587	NILE	01/12/2016	Updated Logic Block Diagram – CY7C1049GN. Updated Ordering Information: Updated part numbers.		
*В	5437570	NILE	09/15/2016	Updated DC Electrical Characteristics: Enhanced V _{IH} of 4.5V - 5.5V range device from 2.2V to 2V. Enhanced V _{OH} for voltage range 3.0V to 3.6V from 2.2V to 2.4V. Updated Ordering Information: Updated part numbers. Updated Note 2. Updated Copyright and Disclaimer.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries worldwide. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware solely for use with Cypress hardware or complication of the Software use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.