## Overview

- Operating Supply Voltage
: 2.7 to 5.5 V
- Wide Operating Temperature Range
: -40 to $+85^{\circ} \mathrm{C}$
- Delta-Sigma Fractional-N PLL with a frequency switching function
- High linearity RF Mixer(1st) and IF Mixer(2nd)
- IF Local frequency selectable as usage : $28.8 \mathrm{MHz}, 45.9 \mathrm{MHz}, 50.4 \mathrm{MHz}, 57.6 \mathrm{MHz}$
- Frequency tripler generates IF Local signal
- Built-in very narrow programmable bandwidth IF BPF ( 450 kHz )
- PLL FM detector
- RSSI function
- Noise squelch circuit
- Built-in 12bits 1Msps SAR ADC
- Audio output signal S/N (Wide/Narrow) : 50dB / 46dB (Typ.) *De-emphasis + BPF
- Compact packaging :56pin-QFN ( $8 \times 8 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$


## Applications

- Narrowband high performance professional digital wireless systems
(Channel spacing for $6.25 \mathrm{kHz}, 12.5 \mathrm{kHz}$ )
- Public safety and community wireless systems
- Marine / mobile communication systems
- Low power radio systems
- Monitoring and control telemeter systems


## Contents

Overview ..... 1
Applications ..... 1
Contents ..... 2
Block Diagram ..... 3
Function ..... 4
Pin assignment ..... 4
Pin/Function ..... 5
Absolute Maximum Ratings ..... 7
Recommended Operating Conditions ..... 7
Digital DC Characteristics ..... 8
Digital AC Timing ..... 9
ADC AC Timing ..... 11
Power-up sequence ..... 12
System Reset ..... 12
Analog Characteristics (PLL SYNTH) ..... 13
Analog Characteristics (1st MIXER) ..... 14
Analog Characteristics (2nd IF) ..... 15
Register Map and Function Description ..... 21
Block Diagram (PLL SYNTH) ..... 30
Lock Detect function (PLL SYNTH) ..... 31
Frequency Setting (PLL SYNTH) ..... 34
Frequency switching adjustment (PLL SYNTH) ..... 35
Charge Pump and Loop Filter (PLL SYNTHE) ..... 36
Fast lock-up mode (PLL SYNTH) ..... 37
Calibration Procedure (Discriminator) ..... 38
Typical Evaluation Board Schematic (PLL SYNTH) ..... 39
Typical Evaluation Board Schematic (1st MIXER) ..... 41
Typical Evaluation Board Schematic (2nd IF) ..... 45
Package ..... 49
Revision History ..... 50

Block Diagram


Function

| Block | Description |
| :--- | :--- |
| PLL SYNTH | The Delta-Sigma Fractional-N PLL (Phase Locked Loop) frequency synthesizer by the <br> external VCO and the loop filter. |
| 1stMIX | 1st Mixer to convert the RFIN signal down to IF frequency by 1st LO signal. |
| PGAO+2ndMIX | 2nd Mixer to convert the IFIP signal down to 450kHz by 2ndLO signal. |
| AGC+BPF | The circuit composed of AGC and BPF, where the desired signal is amplified and <br> spurious components included in the signal from the 2nd-mixer are eliminated. |
| IFBUF | The circuit to output filtered signal by AGC+BPF. |
| Divider | The circuit to divide the signal from LO2NDIN pin. |
| LIMITER | The circuit to amplify the signal filtered at the AGC+BPF stage and generate <br> rectangular wave. |
| DISCRI | The demodulator circuit with PLL FM detector, where the audio signal is recovered. |
| Noise AMP | The amplifiers to compose the Band-pass filter for noise squelch. |
| Noise Rectifier | The rectification circuit to detect the noise level. |
| Comparator | The circuit to compare the noise level with reference voltage level. |
| RSSI | The circuit to indicate the Received Signal Strength Indicator (RSSI) by generating a <br> DC voltage corresponding to the input level from Limiter. |
| AGND+VIREF | The circuit to generate internal reference voltage. |
| Control Logic | The control register controls the status of internal condition by serial data that consists <br> of 1 instruction bit, 5 address bits and 18 data bits. |
| ADC | 12bits 1MSPS A/D converter. |

## Pin assignment



Figure 2 Pin assignment
Note) The exposed pad at the center of the backside should be connected to ground.

## Pin/Function

| No. | Name | Type | Conditions at power down | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RFIN | AI | - | RF signal input pin. Connecting a inductor between this pin and ground. |
| 2 | AVSS1 | PWR | - | Analog VSS power supply pin |
| 3 | IFOUTP | AO | - | IF Output Positive .This pin is open drain output. It needs power feeding via an inductor. |
| 4 | IFOUTN | AO | - | IF Output Negative .This pin is open drain output. It needs power feeding via an inductor. |
| 5 | MIXVDD | PWR | - | Mixer VDD power supply pin |
| 6 | IFIP | AI | - | IF signal input pin |
| 7 | AVSS2 | PWR | - | Analog VSS power supply pin |
| 8 | LO2NDIN | AI | - | 2nd LO signal input pin |
| 9 | TRIOUT | AO | - | Tripler circuit output pin |
| 10 | REFIN | AI | - | Reference signal input pin |
| 11 | NC | - | Hi-Z | This pin must be left open |
| 12 | NC | - | Hi-Z | This pin must be left open |
| 13 | NC | - | Hi-Z | This pin must be left open |
| 14 | NC | - | Hi-Z | This pin must be left open |
| 15 | AVDD | PWR | - | Analog VDD power supply pin |
| 16 | VREFA | AO | - | LDO reference pin. Connect the capacitor to stabilize LDO reference voltage |
| 17 | AGNDOUT | AO | - | Analog ground output pin. Connect the capacitor to stabilize the analog ground level. |
| 18 | AGNDIN | AI | - | Analog ground input pin. Connect the capacitor to stabilize the analog ground level. |
| 19 | BIAS4 | AO | - | Output pin to connect bias resistor for reference voltage |
| 20 | PDOUT | AO | - | Pin1 for Discriminator Low-pass filter |
| 21 | DISCOUT | AO | - | Pin2 for Discriminator Low-pass filter |
| 22 | AUDIOOUT | AO | - | Demodulated audio signal output pin |
| 23 | NAMPI | AI | - | Input pin for noise squelch amplifier |
| 24 | NAMPO | AO | - | Output pin for noise squelch amplifier |
| 25 | NRECTO | AO | - | Output pin for the rectification circuit |
| 26 | RSSIOUT | AO | - | Output pin to connect capacitor for Received Signal Strength Indicator(RSSI) |
| 27 | IFOUT | AO | - | Output pin for IFBUF |
| 28 | ADIN | AI | - | Input pin for A/D converter |
| 29 | PDN | DI | Hi-Z | Power down pin for LDO |
| 30 | RSTN | DI | Hi-Z | Hardware reset pin |
| 31 | AD_SDO | DO | - | A/D Converter data output pin for serial data |
| 32 | AD_SCLK | DI | Hi-Z | A/D Converter clock input pin for serial data |
| 33 | AD_CSN | DI | Hi-Z | A/D Converter chip select input pin for serial data |
| 34 | CSN | DI | Hi-Z | Chip select input pin for serial data |


| 35 | SCLK | DI | Hi-Z | Clock input pin for serial data |
| :---: | :--- | :---: | :---: | :--- |
| 36 | SDATAIN | DI | Hi-Z | Data input pin for serial data |
| 37 | AGC_KEEP | DI | Hi-Z | Input pin for AGC_KEEP function |
| 38 | DETO <br> SDATAOUT | DO | Hi-Z | Signal detect output pin/ <br> Data output pin for serial data |
| 39 | LD | DO | Low | Lock detect output pin for PLL |
| 40 | ADVDD | PWR | - | AD VDD power supply pin |
| 41 | DVDD | PWR | - | Digital VDD power supply pin |
| 42 | CPVDD | PWR | - | Charge pump VDD power supply pin |
| 43 | CPVSS | PWR | - | Charge pump VSS power supply pin |
| 44 | SWIN | AI | Note1,2 | Connect to resistance pin for fast lock up |
| 45 | CPZ | AI | Note1,2 | Connect to the loop filter capacitor |
| 46 | CP | AO | Hi-Z | Charge pump output pin |
| 47 | PVDD | PWR | - | PLL VDD power supply pin |
| 48 | RFINP | AI | - | Prescaler input positive |
| 49 | RFINN | AI | - | Prescaler input negative |
| 50 | PVSS | PWR | - | PLL VSS power supply pin |
| 51 | VREF1 | AO | - | LDO reference pin. Connect the capacitor <br> stabilize LDO reference voltage |
| 52 | BIAS3 | AO | - | Resistance pin for setting charge pump output <br> current |
| 53 | BIAS2 | AIO | - | Resistance pin for current adjustment for 1st Mixer |
| 54 | BIAS1 | AIO | - | Resistance pin for current adjustment for 1st Mixer |
| 55 | LOINP | AI | - | Lo input positive |
| 56 | LOINN | AI | - | Lo input negative |
| 4 | AB |  |  |  |

Al: Analog input pin AO: Analog output pin
PWR: Power supply pin

DI: Digital input pin

AIO: Analog I/O pin
DO: Digital output pin

Note1) When [PDN]="0", \{PDSYNTH_N\}="0", or [PDN]="1",\{PDSYNTH_N\}="0", the state of the switch of loop filter selection is ON.
Note2) Power down refers to the state where [PDN]="0" after power-on.
[CPZ] pin should be connected to R2 and C2, which are intermediate nodes, even if the Fast Lockup feature is not used. For the output destination from [CPZ] pin, see "Charge Pump and Loop Filter" on page 36.

## Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD1 | -0.3 | 6.5 | V | Note 1 |
|  | CPVDD | -0.3 | 6.5 | V |  |
|  | MIXVDD | -0.3 | 5.5 | V |  |
|  | DVDD | -0.3 | 6.5 | V |  |
| Ground level | VSS | 0 | 0 | V |  |
| Analog Input Voltage | $\mathrm{V}_{\text {AIN }}$ | -0.3 | $\begin{gathered} \text { VDD1+0.3 } \\ \text { CPVDD }+0.3 \\ \text { MIXVDD+0.3 } \\ \hline \end{gathered}$ | V | Note 1 |
| Digital Input Voltage | $V_{\text {DIN }}$ | -0.3 | DVDD+0.3 | V |  |
| Input Current <br> (Except power supply pin) | $\mathrm{I}_{\mathrm{N}}$ | -10 | +10 | mA |  |
| RF Input Power | RFPOW |  | 12 | dBm |  |
| LO Input Power | LOPOW |  | 12 | dBm |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |

Note 1 VDD1 is applied to PVDD, AVDD, ADVDD pins
Note 2 All voltages are relative to the VSS pin.
Note 3 Exceeding these maximum ratings may result in damage to the AK2400. Normal operation is not guaranteed at these extremes.

## Recommended Operating Conditions

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating Temperature | Ta |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply voltage | VDD1 | PVDD, AVDD, ADVDD | DVDD | 3.0 | 5.5 | V |
|  | CPVDD |  | VDD1 | 5.0 | 5.5 | V |
|  | MIXVDD |  | VDD1 | 5.0 | 5.5 | V |
|  | DVDD |  | 2.7 | 3.0 | 5.5 | V |
|  | AGND | AGNDOUT |  | $1 / 2$ VREFA |  | V |

Note ) All voltages are relative to the VSS pin.

## Digital DC Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | RSTN, SCLK, SDATAIN, CSN, PDN, AD_CSN, AD_SCLK,, AGC_KEEP | 0.8DVDD |  |  | V |
| Low level input voltage | $\mathrm{V}_{\text {IL }}$ | RSTN, SCLK, SDATAIN, CSN, PDN, AD_CSN AD_SCLK, AGC_KEEP |  |  | 0.2DVDD | V |
| High level input current | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IH }}=$ DVDD <br> RSTN, SCLK, SDATAIN, <br> CSN, PDN, AD_CSN, <br> AD_SCLK, AGC_KEEP |  |  | 10 | uA |
| Low level input current | $1 / L$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ <br> RSTN, SCLK, SDATAIN, CSN, PDN, AD_CSN, AD_SCLK, AGC_KEEP | -10 |  |  | uA |
| High level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=+0.2 \mathrm{~mA}$ LD, AD_SDO, DETO/SDATAOUT | DVDD-0.4 |  | DVDD | V |
| Low level output voltage | VoL | lol=-0.4mA <br> LD, AD_SDO, <br> DETO/SDATAOUT | 0.0 |  | 0.4 | V |

## Digital AC Timing

1) Serial Interface Timing

AK2400 is connected to a CPU by three-wired interface through CSN, SCLK, SDATAIN and SDATAOUT pins, which can make reading and writing data for control registers.
Serial data named SDATAIN is consist of 1-bit read and write instruction(R/W), 5-bit address (A4 to A0) and 18-bit data(D17 to D0) in one frame.

Write mode


Read mode


Figure 3 Serial Interface Timing
R/W : Instruction bit controls to write data to AK2400 or read back from it. When set to low, AK2400 is in write mode. When set to high, AK2400 is in read mode.

A4 to A0 : Register address to be accessed.
D17 to D0 : Write or read date to be accessed.
$<1>\operatorname{CSN}($ Chip select $)$ is normally selected high for disable.
When CSN is set to low, serial interface becomes active.
<2> In write mode, instruction, address and data input from SDATAIN pin are synchronized and latched with the rising edge of 24 iterations of SCLK clock. Set to low between address A0 and data D17. Input data is fixed synchronized with the rising edge of 24th clock. Note that if CSN become "H" before 24th clock, setting data becomes invalid. During the period when CSN is set to "L", consecutive writing is available.
$<3>$ In read mode, instruction and address are synchronized and latched with the rising edge of 6 iterations of SCLK clock. And the register data are output from SDATAIN pin synchronized with the falling edge of 18 iterations of SCLK clock.
CSN to " H " once reading is completed because consecutive reading is not valid. Also, in read mode DETO/SDATAOUT pin should be set to SDATAOUT by \{SDATAOUT_OE\}="1".

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CSN setup time | $\mathrm{t}_{\mathrm{CSS}}$ |  | 40 |  |  | ns |
| SDATAIN setup time | $\mathrm{t}_{\mathrm{DS}}$ |  | 20 |  |  | ns |
| SDATAIN hold time | $\mathrm{t}_{\mathrm{DH}}$ |  | 20 |  |  | ns |
| SCLK high time | $\mathrm{t}_{\mathrm{WH}}$ |  | 40 |  |  | ns |
| SCLK low time | $\mathrm{t}_{\mathrm{WL}}$ |  | 40 |  |  | ns |
| CSN low hold time | $\mathrm{t}_{\mathrm{CSLH}}$ |  | 20 |  |  | ns |
| CSN high hold time | $\mathrm{t}_{\mathrm{CSHH}}$ |  | 40 |  |  | ns |
| SCLK to SDATA <br> time |  |  |  | 40 | ns |  |

Note) Digital input and output timing is relative to 0.5 DVDD of rising signal and falling signal.

## ADC AC Timing

At first, set $\{$ PDADC_N $\}=" 1$ " to operate the $A / D$ Converter. A/D conversion cycle is started by the falling edge of $A D \_C S N$. AD_SDO outputs " 0 " synchronized with the falling edge of AD_CSN. AD_SDO outputs " 0 " until the third falling edge of AD_SCLK. From the fourth falling edge, the results of 12 bits $\bar{A} / D$ conversion are output with MSB first during the 16th edge. A/D conversion cycle is ended on the 16th falling edge, AD_SDO becomes Hi-Z. After the 16th edge, set AD_CSN ="1". Since A/D converter becomes acquisition phase after the 16 th falling edge of $A D \_S C L K, A D \_\overline{C S N}$ pin must keep "1" during the end of "tq" time after AD_SDO became $\mathrm{Hi}-\mathrm{Z}$. It is possible to get the available conversion results from the next cycle, since the first $A / D$ conversion result is the dummy cycle (unavailable result).

D11 to D0: A/D converted data


Figure 4 ADC Timing

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| AD_SCLK frequency | fADSCLK |  |  |  | 20 | MHz |
| Minimum quiet time required between <br> bus relinquish and start of next <br> conversion | Tq |  | 40 |  |  | ns |
| AD_CSN Falling to First SCLK Falling <br> time | tCSS |  | 10 |  |  | ns |
| AD_CSN edge to AD_SDO Tri-State <br> Disabled | tDCD |  |  |  | 25 | ns |
| AD_SCLK Falling to AD_SDO Output <br> Delay time | tDOD | 15pF load |  |  | 25 | ns |
| AD_SCLK High Pulse Width | tCKH |  | $0.4 \times \mathrm{tA}$ <br> DSCLK |  |  | ns |
| AD_SCLK Low Pulse Width | tCKL |  | $0.4 \times \mathrm{ta}$ <br> DSCLK |  |  | ns |
| 16th AD_SCLK Falling to AD_SDO <br> Hi-Z State Delay time | tCCZ |  |  |  | 25 | ns |
| Minimum AD_CSN Pulse Width | tCSW |  | 25 |  |  | ns |

Note) Digital input and output timing is relative to 0.5DVDD of rising signal and falling signal.


Figure 5 power-up sequence
Note) Power-up sequence assumes VDD ON.
After PDN is set to "High", registers remain undefined. In order to initialize them, RSTN is set to "High"

## System Reset

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Hardware reset signal <br> input width | t RSTN | RSTN pin | 1 |  |  | $\mu \mathrm{~s}$ | Note 1) |
| Software reset |  | SRST <br> Register |  |  |  |  | Note 2) |

Note1) After power-on, be sure to perform a hardware reset operation (register initialization). The system is reset by a Low input of 1 us (min.) and enters the normal operation state.


Figure 6 System Reset

During the reset operation, SCLK, SDATAIN and CSN pin should be keep to Low or High.
Ex) SCLK:Low, SDATAIN:Low, CSN:High

Note2) When data 0x09:10101010 is written to the SRST[7:0] register, software reset is performed. This setting initializes the registers and the operation mode is set to mode 2 (Standby 2 ). After software reset is completed, this register comes to " 0 ".

## Analog Characteristics (PLL SYNTH)

Unless otherwise noted VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| Parameter | Min | Typ. | Max | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF Characteristics |  |  |  |  |  |
| Input Sensitivity | -10 |  | 5 | dBm |  |
|  | 40 |  | 500 | MHz | Prescaler 4/5 |
| Input Frequency | 40 |  | 1000 | MHz | Prescaler 8/9,16/17 |
| REFIN Characteristics |  |  |  |  |  |
| Input Sensitivity | 0.4 |  | 2 | Vpp |  |
| Input Frequency |  | $\begin{aligned} & 15.3 \\ & 16.8 \\ & 19.2 \\ & \hline \end{aligned}$ |  | MHz | Note 1) |
| Phase Frequency Detector |  |  |  |  |  |
| Phase Detector Frequency |  |  | 6.4 | MHz |  |
| Charge Pump |  |  |  |  |  |
| Charge Pump 1 Maximum Value |  | 168.9 |  | $\mu \mathrm{A}$ | BIAS3=27k 2 , Note 2) |
| Charge Pump 1 Minimum Value |  | 21.1 |  | $\mu \mathrm{A}$ | BIAS3=27k 2 , Note 2) |
| Charge Pump 2 Maximum Value |  | 2.32 |  | mA | BIAS3=27k 2 , Note 3) |
| Charge Pump 2 Minimum Value |  | 0.84 |  | mA | BIAS3=27k 2 , Note 3) |
| Icp TRI-STATE <br> Leak Current |  | 1 |  | nA | $0.6 \leqq \mathrm{Vcpo} \leqq \mathrm{CPVDD-0.7}$ <br> (Vcpo:CP pin voltage) |
| Mismatch between Source and Sink Currents Note 4) |  |  | 10 | \% | $\begin{gathered} \mathrm{Vcpo}=\mathrm{CPVDD} / 2 \\ \mathrm{Ta}=25^{\circ} \mathrm{C} \end{gathered}$ |
| Icp vs. Vcpo Note 5) |  |  | 15 | \% | $\begin{gathered} 0.5 \leqq \mathrm{Vcpo} \leqq \mathrm{CPVDD}-0.5 \\ \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| Current Consumption |  |  |  |  |  |
| IDD_SYN1 |  |  | 10 | $\mu \mathrm{A}$ | PDN=0 |
| IDD_SYN2 |  | 2.4 | 3.6 | mA | Note 6) |
| IDD_SYN3 |  | 0.17 |  | mA | Note 7) |

Note 1) REFIN pin is input one third of the 2nd LO input frequency.
Note 2) Charge pump 1 current is determined by the setting in \{CP1[2:0]\} which is described on page 22.
Note 3) Charge pump 2 current is determined by the setting in $\{C P 2[2: 0]\}$ which is described on page 23.
Note 4) Mismatch between Source and Sink Currents: [(|lsink|-|lsource|)/\{(|lsink|+|lsource|)/2\}] × 100 [\%]
Note 5) Icp vs. Vcpo: [\{1/2×(||1|-|I2|)\}/\{1/2×(||1|+|I2|)\}]×100[\%]
Note 6) [PDN]="High", \{PDSYNTH_N\}="High" IDD for [PVDD]
Note 7) [PDN]="High", \{PDSYNTH_N\}="High" IDD for [CPVDD]
IDD does not include the operation current in fast lockup mode.
Note ) [PDN]="High", \{PDSYNTH_N\}="High", the total current consumption = IDD_SYN2+IDD_SYN3
Note ) In the shipment test, the exposed pad on the center of the back of the package is connected to ground.
Note ) When 2nd LO input frequency is used 28.8 MHz , set $\left\{P D T R I \_N\right\}=0$ and input the 2nd LO signal $(28.8 \mathrm{MHz})$ from LO2NDIN pin. Then REFIN Frequency is set $28.8 \mathrm{MHz} / 3=9.6 \mathrm{MHz}$.


Figure 7 Charge Pump Characteristics - Voltage vs. Current

## Analog Characteristics (1st MIXER)

Unless otherwise noted IF output=50MHz, Lo Input Level=-10dBm to +5 dBm , $\{$ FMIX_HV $\}=0$, $\left\{\right.$ FMIX_IP3\} $=0$, Output Load Resistor (RLoad) $=2.2 \mathrm{k} \Omega$, VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, Test circuit is shown on page 41.

| Parameter | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF Input Frequency | 10 |  | 2000 | MHz |  |
| Lo Input Frequency | 10 |  | 2000 | MHz |  |
| IF output Frequency | 20 |  | 100 | MHz |  |
| Lo Input Power | -10 | 0 | +5 | dBm |  |
| Current Adjustment Resistor(BIAS) (\{FMIX_HV\}=0) | 39 |  | 100 | k $\Omega$ | $\mathrm{Vdd}=2.7$ to 5.5 V |
| Current Adjustment Resistor(BIAS) (\{FMIX_HV\}=1) | 18 |  | 39 | k $\Omega$ | $\mathrm{Vdd}=4.5$ to 5.5 V |
| IDD(BIAS $=18 \mathrm{k} \Omega$, \{FMIX_HV $=1$ ) |  | 24 |  | mA | The total current of MIXVDD,IFOUTP, IFOUTN. |
| IDD(BIAS=47k ) |  | 9 | 13 | mA |  |
| IDD(\{PDFSTMIX_N\}=0) |  | 1 | 10 | UA |  |
| RFIN $=600 \mathrm{MHz}$, LOIN $=550 \mathrm{MHz}(0 \mathrm{dBm}), \mathrm{BIAS}=47 \mathrm{k} \Omega$, $\mathrm{Vdd}=3 \mathrm{~V}$ |  |  |  |  |  |
| Conversion Gain | 0.5 | 3 | 5 | dB |  |
| SSB Noise Figure |  | 8.5 | 11 | dB | Design guarantee value |
| IP1dB | -3 | 1 |  | dBm |  |
| IIP3 | 7 | 11 |  | dBm |  |
| RFIN $=600 \mathrm{MHz}, \mathrm{LOIN}=550 \mathrm{MHz}(0 \mathrm{dBm}), \mathrm{BIAS}=18 \mathrm{k} \Omega$, $\{$ FMIX_HV $\}=1, \mathrm{Vdd}=5 \mathrm{~V}$ |  |  |  |  |  |
| Conversion Gain |  | 5 |  | dB |  |
| SSB Noise Figure |  | 8.5 |  | dB | Design guarantee value |
| IP1dB |  | 0 |  | dBm |  |
| IIP3 |  | 16 |  | dBm | Design guarantee value |
| RFIN $=600 \mathrm{MHz}, \mathrm{LOIN}=550 \mathrm{MHz}(0 \mathrm{dBm}), \mathrm{BIAS}=47 \mathrm{k} \Omega, \mathrm{Vdd}=3 \mathrm{~V},\{\mathrm{FMIX}$ _IP3\} $=1$ |  |  |  |  |  |
| Conversion Gain |  | 3 |  | dB |  |
| SSB Noise Figure |  | 10 |  | dB | Design guarantee value |
| IP1dB |  | 0 |  | dBm |  |
| IIP3 |  | 14 |  | dBm | Design guarantee value |
| IDD |  | 7 |  | mA |  |

## Analog Characteristics (2nd IF)

Unless otherwise noted VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Mode 6, LO2NDIN $=50.4 \mathrm{MHz}, \mathrm{IFIP}=50.85 \mathrm{MHz}, \Delta \mathrm{f}= \pm 1.5 \mathrm{kHz}$, fmod $=1 \mathrm{kHz}$, AGC+BPF=F2, $\{\mathrm{AGC}$ _OFF $\}=0$, \{AGC_KEEP_SEL\}=0, \{AGC_KEEP\}=0, PGAO[2:0]=011. \{SDATAOUT_OE\}=0. The exposure back pad of the package is connected to VSS. Test circuit is shown on page 45.

1) 2nd LO input

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  |  |  | 28.8 |  |  |  |
|  |  |  | 45.9 |  | MHz |  |  |
|  |  |  |  | 50.4 |  |  |  |
| Local Frequency | V LO $^{\text {LO }}$ | LO2NDIN | 0.2 |  | 2.0 | $\mathrm{~V}_{\text {PP }}$ | Note |

Note) Input from LO2NDIN pin through DC cut
2) PGA0+2nd Mixer

Analog Characteristics (2nd IF) are included the circuit of IFIP input pin.
The input impedance of 2 nd IF_INPUT is $50 \Omega$ typ. (See Figure 8 for input matching network)

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Impedance |  |  | 50 |  | $\Omega$ |  |
| Input Frequency |  |  | $\mathrm{F}_{\mathrm{LO}}$ |  | MHz |  |
| Voltage Gain |  |  | $\pm 0.45$ |  | MZ |  |




Figure 8 Test circuit of IFIP Input pin (2nd IF)
3) 2nd IF RX overall characteristics

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12dB SINAD | Note 1) |  | -112 |  | dBm |  |
| 2nd IF block <br> Total Gain | Mode 5 <br> Maximum gain setting for AGC <br> IFIP to IFOUT <br> \{IFOG[2:0]\}=001 |  | 101 |  | dB |  |
|  | Mode 5 <br> Minimum gain setting for AGC <br> IFIP to IFOUT <br> \{IFOG[2:0]\}=001 |  | 49 |  | dB |  |
| NF | Mode 5, BPF=F3 <br> Maximum gain setting for AGC <br> IFIP to IFOUT <br> \{IFOG[2:0]\}=001 |  | 8 |  | dB |  |
| IIP3 | Maximum gain setting for AGC IFIP $=50.8635 \mathrm{MHz} \& 50.876 \mathrm{MHz}$ \{IFOG[2:0]\}=001 |  | -37 |  | dBm |  |
| IP1dB | Minimum gain setting for AGC \{IFOG[2:0]\}=001 |  | -40 |  | dBm |  |
| Demodulation Output Level | $\begin{aligned} & \Delta \mathrm{f}= \pm 3.0 \mathrm{kHz}, \mathrm{fmod}=1 \mathrm{kHz}, \\ & \text { AGC }+\mathrm{BPF}=\mathrm{F} 1,\{\mathrm{DISLPF} \text { G[2:0]\}=101 } \end{aligned}$ | 70 | 100 | 130 | mVrms |  |
|  | $\begin{aligned} & \Delta \mathrm{f}= \pm 1.5 \mathrm{kHz}, \mathrm{fmod}=1 \mathrm{kHz}, \\ & \text { AGC+BPF=F2,\{DISLPF_G[2:0]\}=001 } \end{aligned}$ | 70 | 100 | 130 | mVrms |  |
| S/N Ratio | $\begin{aligned} & \Delta \mathrm{f}= \pm 3.0 \mathrm{kHz}, \mathrm{fmod}=1 \mathrm{kHz}, \mathrm{Vin}=-47 \mathrm{dBm} \\ & \text { AGC+BPF=F1, } \\ & \text { \{DISLPF_G[2:0]\}=101 Note 1) } \\ & \hline \end{aligned}$ | 42 | 50 |  | dB |  |
|  | $\begin{aligned} & \Delta \mathrm{f}= \pm 1.5 \mathrm{kHz}, \mathrm{fmod}=1 \mathrm{kHz}, \mathrm{Vin}=-47 \mathrm{dBm} \\ & \text { AGC+BPF=F2, } \\ & \{\text { DISLPF_G[2:0]\}=001 Note 1) } \end{aligned}$ | 36 | 46 |  | dB |  |
| Audio Frequency characteristics | $\Delta \mathrm{f}= \pm 0.5 \mathrm{kHz}, \mathrm{fmod}=3 \mathrm{kHz}, \mathrm{Vin}=-47 \mathrm{dBm}$ AGC+BPF=F3, <br> IFIP to AUDIOOUT <br> \{DISLPF_G[2:0]\}=001 Note 2) | -4.3 | -3.5 |  | dB |  |

Note 1) With De-emphasis $+\mathrm{BPF}(0.3$ to 3 kHz )
Note 2) relative to the output level at $\mathrm{fmod}=1 \mathrm{kHz}$
4) RSSI Characteristics

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| RSSI output voltage | IFIP $\rightarrow$ RSSIOUT, <br> \{AGC_OFF $\}=0$ <br> IFIP $=-115 d B m$ input |  | 0.6 |  | V |  |
|  | IFIP $\rightarrow$ RSSIOUT, <br> \{AGC_OFF $=0$ <br> IFIP=-45dBm input |  | 2.2 |  | V |  |

5) Noise Squelch Characteristics

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Noise Detection <br> Level | NRECTO $\rightarrow$ DETO <br> Detect High |  | 0.5 | 0.7 | V |  |
|  | NRECTO $\rightarrow$ DETO <br> Detect Low | 0.3 | 0.4 |  | V |  |
| Noise Detection <br> Characteristics | NAMPI $\rightarrow$ NRECTO <br> Input : 31kHz, 0.1mVrms |  | 0.3 |  | V |  |
|  | NAMPI $\rightarrow$ NRECTO <br> Input : 31kHz, 0.25 mVrms |  | 0.65 |  | V |  |


6) AGC+BPF
6.1) FO (E type)

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics | 435 kHz |  |  | -50 | dB |  |
|  | 442.5 kHz | -6 |  |  | dB |  |
|  | 457.5 kHz | -6 |  |  | dB |  |
|  | 465 kHz |  |  | -50 | dB |  |
| Gain ripple | Within $450 \pm 5 \mathrm{kHz}$ |  |  | 3 | dB |  |

6.2) F1 (F type)

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics <br> (relative to the gain at 450 kHz ) | 437.5 kHz |  |  | -50 | dB |  |
|  | 444 kHz | -6 |  |  | dB |  |
|  | 456 kHz | -6 |  |  | dB |  |
| Gain ripple | 462.5 kHz |  |  | -50 | dB |  |

6.3) F2 (G type)

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics |  |  |  |  |  |  |
|  | 439 kHz |  |  | -50 | dB |  |
|  | 445.5 kHz | -6 |  |  | dB |  |
|  | 454.5 kHz | -6 |  |  | dB |  |
| Gain ripple | 461 kHz |  |  | -50 | dB |  |

6.4) F3 (H type)

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics | 441 kHz |  |  | -50 | dB |  |
|  | 447 kHz | -6 |  |  | dB |  |
|  | 453 kHz | -6 |  |  | dB |  |
|  | 459 kHz |  |  | -50 | dB |  |
| Gain ripple | Within $450 \pm 2 \mathrm{kHz}$ |  |  | 2 | dB |  |

6.5) F4 (J type)

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics <br> (relative to the gain at 450 kHz ) | 443 kHz |  |  | -50 | dB |  |
|  | 448 kHz | -8 |  |  | dB |  |
|  | 452 kHz | -8 |  |  | dB |  |
|  | 457 kHz |  |  | -50 | dB |  |

Filter Characteristics





7) IFBUF Characteristics

| Parameter | Conditions | Min. | Typ. | Max. | Unit | Rema <br> rks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Settling time | IFBUF to IFOUT, <br> IFBUF=0.32Vpp/step <br> $\mathrm{C}_{\mathrm{L} 2=21 \mathrm{pF},\{\mathrm{IFOG[2:0]} \mathrm{\}=001}}$ |  | 100 |  | ns |  |

Note ) Convergence time within $1 \%$ when 0.32 Vpp step signal input to IFBUF pin
8) Current Consumption

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Current <br> Consumption | IDD0 | Mode0 <br> Power down | IDD3 |  |  | 0.01 |
|  | IDD1 | Mode1 <br> (Prohibited) | mA |  |  |  |
|  | IDD2 | Mode2 <br> Standby(Initial value) | Mode4, Digital Mode 1 with no <br> signal input |  | - | mA |
|  | IDD5 | Mode5 Digital Modo 2 with no <br> signal input. Note 2) |  | 7.5 | 12 | mA |
|  | IDD6 | Mode6 Analog Mode with no <br> signal input Note 2) |  | 7.5 | 12 | mA |
|  | IDD7 | Mode7 Full Power On with no <br> signal nput Note 2) |  | 8.5 | 13 | mA |

Note 1) Current Consumption is AVDD pin.
Note 2) Tripler circuit : ON
Note 3) Do not use Mode1.

Analog Characteristics (ADC)
Unless otherwise noted VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
$\mathrm{fs}=1 \mathrm{MHz}$, ADVDD $=3.0 \mathrm{~V}$, AD_SCLK $=20 \mathrm{MHz}$

| Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Resolution |  | 12 |  | Bits |
| No Missing Codes Note 2) | 11 |  |  | Bits |
| Integral Nonlinearity (INL) Error |  | $\pm 2$ |  | LSB |
| Differential Nonlinearity (DNL) Error |  | $\pm 1$ |  | LSB |
| Input Voltage Range | 0 |  | ADVDD | V |
| ADVDD Power Current |  | 2 | 3.8 | mA |

Note 1) The above is the characteristics of only $\mathrm{A} / \mathrm{D}$ converter block.
Note 2) Design guarantee value

Register Map and Function Description

| Name | Address | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NUM | 0x01 | $\begin{gathered} \hline \text { NUM } \\ \text { [17] } \end{gathered}$ | $\begin{gathered} \hline \text { NUM } \\ {[16]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { NUM } \\ \text { [15] } \\ \hline \end{gathered}$ | NUM [14] | $\begin{gathered} \hline \text { NUM } \\ {[13]} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { NUM } \\ & {[12]} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { NUM } \\ {[11]} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { NUM } \\ & \text { [10] } \\ & \hline \end{aligned}$ | NUM [9] | NUM <br> [8] | NUM <br> [7] | $\overline{\text { NUM }}$ [6] | $\begin{gathered} \hline \text { NUM } \\ {[5]} \\ \hline \end{gathered}$ | NUM [4] | NUM <br> [3] | NUM [2] | NUM <br> [1] | NUM <br> [0] |
|  | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INT | 0x02 | $\begin{gathered} \hline \text { CP1 } \\ {[2]} \end{gathered}$ | $\begin{gathered} \hline \text { CP1 } \\ {[1]} \end{gathered}$ | $\begin{gathered} \hline \text { CP1 } \\ {[0]} \end{gathered}$ | $\begin{aligned} & \text { INT } \\ & {[14]} \end{aligned}$ | $\begin{aligned} & \text { INT } \\ & \text { [13] } \end{aligned}$ | $\begin{aligned} & \text { INT } \\ & {[12]} \end{aligned}$ | $\begin{aligned} & \text { INT } \\ & \text { [11] } \end{aligned}$ | $\begin{aligned} & \text { INT } \\ & {[10]} \end{aligned}$ | $\begin{gathered} \text { INT } \\ {[9]} \end{gathered}$ | $\begin{gathered} \hline \text { INT } \\ {[8]} \end{gathered}$ | $\begin{gathered} \hline \text { INT } \\ {[7]} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{INT} \\ & {[6]} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{INT} \\ & {[5]} \end{aligned}$ | $\begin{gathered} \hline \text { INT } \\ {[4]} \end{gathered}$ | $\begin{gathered} \text { INT } \\ {[3]} \end{gathered}$ | INT <br> [2] | $\begin{aligned} & \hline \text { INT } \\ & {[1]} \end{aligned}$ | $\begin{aligned} & \text { INT } \\ & {[0]} \end{aligned}$ |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DIV | 0x03 | 0 | INTE | $\begin{aligned} & \hline \mathrm{CP} \\ & \mathrm{HiZ} \end{aligned}$ | DITH | $\begin{gathered} \hline \text { LDCKSEL[LL } \\ 1] \end{gathered}$ | $\left[\begin{array}{c} \mid \text { LDCKSEL[ } \\ 01 \end{array}\right.$ | LD | $\begin{gathered} \text { CP } \\ \text { POLA } \end{gathered}$ | PRE <br> [1] | $\begin{gathered} \hline \text { PRE } \\ 101 \end{gathered}$ | $\begin{aligned} & \hline \text { R1 } \\ & {[7]} \end{aligned}$ | $\begin{aligned} & \hline \text { R1 } \\ & \text { [6] } \end{aligned}$ | $\begin{aligned} & \hline \text { R1 } \\ & {[5]} \end{aligned}$ | $\begin{aligned} & \text { R1 } \\ & {[4]} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R} 1 \\ & {[3]} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R} 1 \\ & {[2]} \end{aligned}$ | $\begin{aligned} & \mathrm{R} 1 \\ & {[1]} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R} 1 \\ & \mathrm{r} 01 \end{aligned}$ |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CP_FAST | 0x04 | 0 | $\begin{gathered} \text { FAST } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \hline \mathrm{CP2} 2 \\ {[2]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CP2 } \\ {[1]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CP2 } \\ {[0]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[12]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[11]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[10]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[9]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ \text { [8] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[7]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[6]} \\ \hline \end{gathered}$ | FAST <br> [5] | FAST <br> [4] | $\begin{gathered} \text { FAST } \\ {[3]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ \text { [2] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[1]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { FAST } \\ {[0]} \\ \hline \end{gathered}$ |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| NSQ | $0 \times 05$ | VTSEL <br> [1] | VTSEL <br> [0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| OFFSET | 0x06 | $\begin{gathered} \hline \text { OFST } \\ {[17]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[16]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { OFST } \\ {[15]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[14]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[13]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[12]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[11]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[10]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[9]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[8]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { OFST } \\ {[7]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[6]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[5]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[4]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[3]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[2]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[1]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { OFST } \\ {[0]} \\ \hline \end{gathered}$ |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IFBPF | 0x07 | $\begin{array}{\|c\|} \hline \text { AGC_KEE } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{AGCLVL} \\ \mathrm{H}[2] \\ \hline \end{gathered}$ | $\begin{gathered} \text { AGCLVL_ } \\ \mathrm{H}[1] \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{AGCLVL} \\ \mathrm{H}[0] \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{AGCLVL} \\ \mathrm{~L}[2] \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{AGCLVL}_{-} \\ \mathrm{L}[1] \end{array}$ | $\begin{array}{c\|} \hline \text { AGCLVL_ } \\ \mathrm{L}[0] \\ \hline \end{array}$ | CAL | $\underset{\overline{\mathrm{T}}}{\mathrm{AGC} F A S}$ | $\begin{aligned} & \text { AGC } \\ & \text { TIME[1] } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { AGC } \\ & \text { TIME[0] } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { AGC1_- } \\ & \text { STEP } \end{aligned}$ | $\begin{aligned} & \text { AGC } \\ & \text { OFF } \end{aligned}$ | $\begin{array}{\|c} \hline \text { BPF_BW } \\ \hline 2] \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { BPF_BW } \\ {[1]} \end{array}$ | $\begin{gathered} \hline \text { BPF_BW } \\ {[0]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LOFREQ } \\ \hline 1] \end{gathered}$ | LOFREQ [0] |
|  | Initial value | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| PGA | 0x08 | $\begin{gathered} \hline \text { PGAO_L } \\ \mathrm{G} \\ \hline \end{gathered}$ | $\begin{gathered} \text { PGA2_G } \\ {[4]} \end{gathered}$ | $\begin{gathered} \text { PGA2_G } \\ {[3]} \end{gathered}$ | $\begin{gathered} \text { PGA2_G } \\ {[2]} \end{gathered}$ | PGA2_G [1] | $\begin{gathered} \text { PGA2_G } \\ {[0]} \end{gathered}$ | $\begin{gathered} \hline \text { PGA1_G } \\ {[5]} \\ \hline \end{gathered}$ | $\begin{gathered} \text { PGA1_G } \\ {[4]} \end{gathered}$ | $\begin{gathered} \text { PGA1_G } \\ {[3]} \end{gathered}$ | $\begin{gathered} \hline \text { PGA1_G } \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { PGA1_G } \\ {[1]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PGA1_G } \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { PGAO_ } \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { PGAO } \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { PGAO } \\ {[0]} \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { IFOG } \\ \text { [2] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { IFOG } \\ {[1]} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { IFOG } \\ & \text { [0] } \\ & \hline \end{aligned}$ |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| SRST | 0x09 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SRST [7] | SRST [6] | SRST [5] | SRST <br> [4] | $\begin{gathered} \hline \text { SRST } \\ {[3]} \\ \hline \end{gathered}$ | SRST [2] | SRST <br> [1] | $\begin{gathered} \text { SRST } \\ {[0]} \\ \hline \end{gathered}$ |
|  | Initial value | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| PD | 0x0A | 0 | RSSIMD | 0 | $\begin{array}{\|c\|} \hline \text { AGC_KEE } \\ \text { P_SEL } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { SDATAOU } \\ \text { T_OE } \\ \hline \end{gathered}$ | FMIX_IP3 | $\begin{array}{\|c} \hline \text { DISLPF_G } \\ {[2]} \end{array}$ | $\begin{array}{\|c} \hline \text { DISLPF_G } \\ {[1]} \\ \hline \end{array}$ | DISLPF_G $[0]$ | FMIX_HV | PDTRI_N | BS[2] | BS[1] | BS[0] | $\begin{array}{\|c\|} \hline \text { PDSYNTH } \\ \mathrm{N} \end{array}$ | PDADC_N | $\begin{array}{\|c\|} \hline \text { PDFSTMI } \\ \text { X_N } \\ \hline \end{array}$ | $\begin{gathered} \begin{array}{c} \text { BSSEL_F } \\ \mathrm{MIX}^{-} \end{array} \\ \hline \end{gathered}$ |
|  | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| PD_AGCG | 0x0B |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{R}_{\mathrm{R} \text { AGC1 }} \mathrm{G}[5] \\ \hline \end{gathered}$ | $\begin{gathered} \text { R_AGC1_ } \\ G[4] \end{gathered}$ | $\begin{gathered} \text { R_AGC1_ } \\ \text { G[3] } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R_AGC1_ } \\ \text { G[2] } \\ \hline \end{array}$ | $\begin{gathered} \text { R_AGC1_ } \\ \text { G[1] } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R_AGC1_ } \\ G[0] \end{array}$ | $\begin{gathered} \text { R_AGC2_ } \\ \text { G[4] } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R_AGC2_ } \\ \text { G[3] } \end{array}$ | $\begin{gathered} \hline \text { R_AGC2 } \\ \text { G[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { R_AGC2_2 } \\ \text { G[1] } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R_AGC2_ } \\ \text { G[0] } \end{array}$ |
|  | Initial value |  |  |  |  |  |  |  | - | - | - | - | - | - | - | - | - | - | - |

Note1) Writing into address $0 \times 01$ is enabled when writing into address $0 \times 02$ is performed. Be sure to write into address $0 \times 01$ first and then address $0 \times 02$.
Note2) The initial register values are not defined. Therefore, even after [PDN] is set to "High", each bit initial value remains undefined. In order to set all
register values, it is required to write the data in all addresses of the register.
Note3) Do not access the data except specified address $0 \times 0 \mathrm{c}$ to $0 \times 1 \mathrm{~F}$.

## Address 0x01

Note) Writing into address $0 \times 01$ is enabled when writing into address $0 \times 02$ is performed.

## NUM[17:0] : Set the numerator in 2's complementary representation.

## Address 0x02

CP1[2:0]: Sets the current value for the charge pump in normal operation (Charge Pump 1).
Charge Pump 1 current is determined by the following formula:
CP1_min $=0.57 /$ Resistance connected to the [BIAS] pin
Charge Pump 1 current $=$ CP1_min $\times($ CP1 setting +1$)$

|  | Charge Pump 1 current [uA] |  |  |
| :---: | :---: | :---: | :---: |
| CP1[2:0] | $22 \mathrm{k} \Omega$ | $27 \mathrm{k} \Omega$ | $33 \mathrm{k} \Omega$ |
| 000 | 25.9 | 21.1 | 17.3 |
| 001 | 51.8 | 42.2 | 34.5 |
| 010 | 77.7 | 63.3 | 51.8 |
| 011 | 103.6 | 84.4 | 69.1 |
| 100 | 129.5 | 100.6 | 86.4 |
| 101 | 155.5 | 126.7 | 103.6 |
| 110 | 181.4 | 147.8 | 120.9 |
| 111 | 207.3 | 168.9 | 138.2 |

INT[14:0] : Sets the integer.
When $\{\operatorname{PRE}[1: 0]\}=" 00 ", \mathrm{P}=4$ is selected and then an integer from 48 to 8191 can be set.
When $\{\operatorname{PRE}[1: 0]\}=" 01^{",} \mathrm{P}=8$ is selected and then an integer from 116 to 16383 can be set.
When $\{\operatorname{PRE}[1: 0]\}=" 10$ " or " 11 ", $\mathrm{P}=16$ is selected and then an integer from 348 to 32767 can be set.

## Address 0x03

INTE : INTEGER mode
0 : Disable
1 : Enable (The delta-sigma circuit is integer mode operation. Don't use DFM operation.)
CPHIZ: Selects normal or TRI-STATE for the CP1/CP2 output.
0 : Charge pumps are activated. (Use this setting for normal operation.)
1 : TRI-STATE (The charge pump output is put in the high-impedance (Hi-Z) state.)
DITH : Selects dithering ON or OFF for a delta-sigma circuit.
0 : DITH OFF (Low Noise mode)
1 : DITH ON (Low Spurious mode)
When OFFSET register is used, set DITH=0(OFF).

## LDCKSEL[1:0] : Sets phase error values for lock detect.

When DITH="1":
VCO frequency $>$ [REFIN] pin input frequency / [LDCKSEL[1:0] setting +1$] \times 7$
When DITH="0":
VCO frequency $>$ [REFIN] pin input frequency / [LDCKSEL[1:0] setting +1$] \times 4$
" 00 " : 1 cycle of the REFIN clock (This cannot be used for the reference dividing ratio $\leq 3$.)
" 01 " : 2 cycle of the REFIN clock (This cannot be used for the reference dividing ratio $\leq 5$.)
" 10 " : 3 cycle of the REFIN clock (This cannot be used for the reference dividing ratio $\leq 6$.)
" 11 " : 1 cycle of the REFIN clock (This must be used for the reference dividing ratio = 3 )
$L D$ : Selects analog or digital for the lock detect.
0 : Digital Lock Detect
1 : Analog Lock Detect
CPPOLA : Selects positive or negative output polarity for Charge Pump1 and Charge Pump2.
0 : Positive
1 : Negative
PRE[1:0] : Selects a dividing ratio for the prescaler.
"00": P=4
"01" : P=8
"10": P=16
"11": P=16
R1[7:0] : Sets a dividing ratio for the reference clock.
This can be set in the range from 3 ( 3 divisions) to 255 ( 255 divisions). 0 to 2 cannot be set.

## Address 0x04

FASTEN : Enables or disables the Fast Lockup mode. FAST
0 : The switchover settings specified in CP2[2:0] and FAST[12:0] are disabled.
1 : The switchover settings specified in CP2[2:0] and FAST[12:0] are enabled.
CP2[2:0] : Sets the current value for the charge pump for the Fast Lockup mode
(Charge Pump 2).
Charge Pump 2 current is determined by the following formula:
CP2_min $=0.57 /$ Resistance connected to the [BIAS] pin
Charge Pump 2 current $=$ CP2_min $\times(\mathrm{CP} 2$ setting +4$)[\mathrm{mA}]$

|  | Charge Pump 2 current [mA $]$ |  |  |
| :---: | :---: | :---: | :---: |
| CP2[2:0] | $33 \mathrm{k} \Omega$ | $27 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega$ |
| 000 | 0.69 | 0.84 | 1.04 |
| 001 | 0.86 | 1.06 | 1.30 |
| 010 | 1.04 | 1.27 | 1.55 |
| 011 | 1.21 | 1.48 | 1.81 |
| 100 | 1.38 | 1.69 | 2.07 |
| 101 | 1.55 | 1.90 | 2.33 |
| 110 | 1.73 | 2.11 | 2.59 |
| 111 | 1.90 | 2.32 | 2.85 |

FAST[12:0] : Sets the FAST counter value.
A decimal number from 1 to 8191 can be set. This counter value is used to set the time period during which the charge pump for the Fast Lockup mode is ON.
The charge pump for the Fast Lockup mode is turned OFF after the time period calculated by [this count value x phase detector frequency cycle]. 0 cannot be set.

## Address 0x05

VTSEL[1:0] :Sets the noise detection level of noise squelch circuit.
$00: 0.4 \mathrm{~V} / 0.5 \mathrm{~V}$ (default) $\quad 01: 0.8 \mathrm{~V} / 0.9 \mathrm{~V}$
$10: 1.1 \mathrm{~V} / 1.2 \mathrm{~V} \quad 11: 1.4 \mathrm{~V} / 1.5 \mathrm{~V}$

## Address 0x06

OFST[17:0] : Set the adjustable frequency offset in 2's complementary representation.
OFFSET register must be written at the speed calculated by " $1 / 3.5^{*}$ RF Frequency/(INT+7)". If the writing speed is faster than this, the setting isn't valid.
This register is offset from carrier frequency.
After this register is accessed, NUM[17:0] and INT[14:0] are recalculated and their recalculated data are used in delta-sigma and N -divider. When this register is not used, this register must be written 00000 (hexadecimal).
When OFFSET register is used, set DITH=0(OFF).

## Address 0x07

AGC_KEEP : The function of AGC1/2 gain keeping
When the AGC function is active, the gain setting of AGC $1 / 2$ is kept during \{AGC_KEEP\}=1. On the other hand, the gain setting of AGC1/2 is changed by IFIP signal during \{AGC_KEEP\}=0.

0 : the gain setting of AGC $1 / 2$ is changed by IFIP signal. (default)
1 : the gain setting of AGC1/2 is kept.
AGCLVL_H[2:0]: Setting the upper limit of AGC threshold level.

| AGCLVL_H <br> $[2]$ | AGCLVL_H <br> $[1]$ | AGCLVL_H <br> $[0]$ | upper limit |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | -5 dB |
| 0 | 0 | 1 | -4 dB |
| 0 | 1 | 0 | -3 dB |
| 0 | 1 | 1 | -2 dB |
| 1 | 0 | 0 | -1 dB |
| 1 | 0 | 1 | 0 dB (default) |
| 1 | 1 | 0 | 1 dB |
| 1 | 1 | 1 | 2 dB |

AGCLVL_L[2:0]: Setting the lower limit of AGC threshold level.

| AGCLVL_L | AGCLVL_L |  |  |
| :---: | :---: | :---: | :---: |
| $[2]$ | $[1]$ | AGCLVL_L <br> $[0]$ | lower limit |
| 0 | 0 | 0 | -8 dB |
| 0 | 0 | 1 | -6 dB |
| 0 | 1 | 0 | -4 dB |
| 0 | 1 | 1 | -2 dB |
| 1 | 0 | 0 | $0 \mathrm{~dB}($ default $)$ |
| 1 | 0 | 1 | 1 dB |
| 1 | 1 | 0 | 2 dB |
| 1 | 1 | 1 | 3 dB |

Note 1) When the AGC1/2 output level is bigger than the upper limit value, AGC $1 / 2$ gain is decreased. When the AGC1/2 output level is smaller than the lower limit value, AGC1/2 gain is increased. The upper/lower limit level is tunable based on default setting limit value.
Note 2) When AGC function is active (\{AGC_OFF\}=0), AGC1/2 works as Note1..

CAL : Discriminator circuit calibration start trigger Discriminator
0 : Invalid
1 : Start
Note ) : Calibration is performed synchronized with the rising edge of \{CAL\}.
After calibration completed, this register is set to " 0 " automatically. It takes 1.3 ms before calibration is completed. Refer to "calibration procedure" for further information.

## AGC_FAST: AGC control switching

0 : AGC control is operated with AGC response time described in AGC_TIME[1:0].
1 : The time constant of response time is changed by conditions that AGC1/AGC2 output level converges between the upper limit and lower limit(convergence) or not(attack/release). attack/release : AGC response time is the same as AGC_TIME="00". convergence : AGC response time is set with ACG_TIME [1:0].
This setting provides the fast response time that can be followed the burst signal. (default)
AGC_TIME[1:0] : AGC response time setting
This register set response time for AGC1 gain and AGC2 gain to change by 1step.

| $*$ <br> AGC_TIME <br> [1] | AGC_TIME <br> [0] | AGC response time [ms] |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AGC1_STEP=0 setting |  | AGC1_STEP=1 setting |  |  |  |
|  |  | State A | State B | State C | State A | State B | State C |
| 0 |  | $(0.6)$ | $(8.5)$ | $(8.5)$ | $(0.4)$ | $(4.4)$ | $(4.4)$ |
| 0 |  | $(67)$ | $(95)$ | $(95)$ | $(34)$ | $(58)$ | $(58)$ |
| 1 |  | $(134)$ | $(182)$ | $(182)$ | $(67)$ | $(111)$ | $(111)$ |
| 1 | 1 | $(267)$ | $(355)$ | $(355)$ | $(134)$ | $(218)$ | $(218)$ |

Note ) : Values above indicate response time during AGC gain changes from maximum to minimum or from minimum to maximum.

State A: AGC1 output level is beyond the upper limit.
State B: AGC1 output level is within the upper limit and AGC2 output level is beyond the upper limit.
State C: AGC2 output level is under the lower limit.

## AGC1_STEP : AGC1 gain switching range setting

```
0: \pm1dB
1: }\pm2\textrm{dB}\mathrm{ (default)
```

AGC_OFF: AGC ON/OFF setting
0 : ON (default)
1 : Off
BPF_BW[2:0] : BPF band width setting

| BPF_BW <br> [2] | BPF_BW <br> $[1]$ | BPF_BW <br> $[0]$ | Name | 6dB attenuation | Attenuation <br> band width | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $0 / 1$ | $0 / 1$ | F0 | $\pm 7.5 \mathrm{kHz}$ | $\pm 15 \mathrm{kHz}$ <br> (within 50 dB$)$ |  |
| 0 | 0 | 0 | F1 | $\pm 6 \mathrm{kHz}$ | $\pm 12.5 \mathrm{kHz}$ <br> (within 50 dB$)$ |  |
| 0 | 0 | 1 | F2 | $\pm 4.5 \mathrm{kHz}$ | $\pm 11 \mathrm{kHz}$ <br> (within 50 dB$)$ |  |
| 0 | 1 | 0 | F3 | $\pm 3 \mathrm{kHz}$ | $\pm 9 \mathrm{kHz}$ <br> (within $50 \mathrm{dB)}$ |  |
| 0 | 1 | 1 | F4 | $\pm 2 \mathrm{kHz}$ | $\pm 7 \mathrm{kHz}$ <br> (within 50 dB$)$ | 8dB attenuation <br> at F4 $: \pm 2 \mathrm{kHz}$ |

LOFREQ[1:0] : Local frequency setting

| LOFREQ <br> $[1]$ | LOFREQ <br> $[0]$ | Local Frequency |
| :---: | :---: | :---: |
| 0 | 0 | 45.9 MHz |
| 0 | 1 | 50.4 MHz |
| 1 | 0 | 57.6 MHz |
| 1 | 1 | 28.8 MHz |

## Address 0x08

PGAO[2:0]: Gain setting of PGA0+2nd MIX

| PGAO[2] | PGAO[1] | PGAO[0] | PGA0+2nd MIX gain [dB] |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $(42)$ |
| 0 | 0 | 1 | $(44)$ |
| 0 | 1 | 0 | $(46)$ |
| 0 | 1 | 1 | $(48)$ (default) |
| 1 | 0 | 0 | $(50)$ |
| 1 | 0 | 1 | $(52)$ |
| 1 | 1 | 0 | $(54)$ |
| 1 | 1 | 1 | $(56)$ |

Note ) Test circuit is shown Figure 8 on page 15.
PGAO_LG: When \{PGAO_LG\}=1, PGA0+2nd MIX gain is fixed 28dB regardless of \{PGA0[2:0]\}. 0 : PGA0+2nd MIX gain is controlled by setting of $\{\mathrm{PGA0} 2: 0]\}$ (default)
1 : PGA0+2nd MIX gain is 28dB fixed regardless of setting of \{PGA0[2:0]\}.
PGA2_G[4:0] : When AGC_OFF="1", AGC2 gain setting is available.

| PGA2_G[4] | PGA 2_G[3] | PGA 2_G[2] | PGA 2_G[1] | PGA 2_G[0] | Gain[dB] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 12 |
| 0 | 1 | 0 | 1 | 1 | 11 |
| 0 | 1 | 0 | 1 | 0 | 10 |
| 0 | 1 | 0 | 0 | 1 | 9 |
| 0 | 1 | 0 | 0 | 0 | 8 |
| 0 | 0 | 1 | 1 | 1 | 7 |
| 0 | 0 | 1 | 1 | 0 | 6 |
| 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 |

Note: Do not set the combination of the code which is not defined in the table given above.

PGA1_G[5:0] : When AGC_OFF="1", AGC1 gain setting is available.

| PGA1_G[5] | PGA1_G[4] | PGA1_G[3] | PGA1_G[2] | PGA1_G[1] | PGA1_G[0] | Gain[dB] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 21 |
| 0 | 1 | 0 | 1 | 0 | 0 | 20 |
| 0 | 1 | 0 | 0 | 1 | 1 | 19 |
| 0 | 1 | 0 | 0 | 1 | 0 | 18 |
| 0 | 1 | 0 | 0 | 0 | 1 | 17 |
| 0 | 1 | 0 | 0 | 0 | 0 | 16 |
| 0 | 0 | 1 | 1 | 1 | 1 | 15 |
| 0 | 0 | 1 | 1 | 1 | 0 | 14 |
| 0 | 0 | 1 | 1 | 0 | 1 | 13 |
| 0 | 0 | 1 | 1 | 0 | 0 | 12 |
| 0 | 0 | 1 | 0 | 1 | 1 | 11 |
| 0 | 0 | 1 | 0 | 1 | 0 | 10 |
| 0 | 0 | 1 | 0 | 0 | 1 | 9 |
| 0 | 0 | 1 | 0 | 0 | 0 | 8 |
| 0 | 0 | 0 | 1 | 1 | 1 | 7 |
| 0 | 0 | 0 | 1 | 1 | 0 | 6 |
| 0 | 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | -1 |
| 1 | 1 | 1 | 1 | 1 | 0 | -2 |
| 1 | 1 | 1 | 1 | 0 | 1 | -3 |
| 1 | 1 | 1 | 1 | 0 | 0 | -4 |
| 1 | 1 | 1 | 0 | 1 | 1 | -5 |
| 1 | 1 | 1 | 0 | 1 | 0 | -6 |
| 1 | 1 | 1 | 0 | 0 | 1 | -7 |
| 1 | 1 | 1 | 0 | 0 | 0 | -8 |
| 1 | 1 | 0 | 1 | 1 | 1 | -9 |
| 1 | 1 | 0 | 1 | 1 | 0 | -10 |
| 1 | 1 | 0 | 1 | 0 | 1 | -11 |
| 1 | 1 | 0 | 1 | 0 | 0 | -12 |
| 1 | 1 | 0 | 0 | 1 | 1 | -13 |
| 1 | 1 | 0 | 0 | 1 | 0 | -14 |
| 1 | 1 | 0 | 0 | 0 | 1 | -15 |
| 1 | 1 | 0 | 0 | 0 | 0 | -16 |
| 1 | 0 | 1 | 1 | 1 | 1 | -17 |
| 1 | 0 | 1 | 1 | 1 | 0 | -18 |
| 1 | 0 | 1 | 1 | 0 | 1 | -19 |

Note: Do not set the combination of the code which is not defined in the table given above.

IFOG[2:0] : IFBUF Gain setting.

| IFOG <br> [2] | IFOG <br> [1] | IFOG <br> [0] | IFBUF Gain[dB] |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 3 (default) |
| 0 | 1 | 0 | 6 |
| 0 | 1 | 1 | 9 |
| 1 | 0 | 0 | 12 |
| 1 | 0 | 1 | 15 |

## Address 0x09

## Software-reset

When data 0x09:10101010 is written to the SRST[7:0] register, software reset is performed.

## Address 0x0A

PDN,BS[2:0] : 2nd IF Block Operation mode setting

| PDN | BS <br> $[2]$ | BS <br> $[1]$ | BS <br> $[0]$ | Mode name | LDO <br> D | LDOA, <br> AGNDI <br> N | LOBUF <br> VIREF | 2nd MIX <br> $\sim$ <br> DMF, <br> DGCCNT | IFBU <br> F | LIMITE <br> R, RSSI | DISCRI, <br> Noise <br> Squelch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | - | - | - | Mode0 <br> (Power <br> Down0) | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| 1 | 0 | 0 | 1 | Mode1 <br> (Note 1) | ON | OFF | OFF | OFF | OFF | OFF | OFF |
| 1 | 0 | 1 | 0 | Mode2 <br> (Initial value) | ON | ON | OFF | OFF | OFF | OFF | OFF |
| 1 | 0 | 1 | 1 | Mode3 | ON | ON | ON | OFF | OFF | OFF | OFF |
| 1 | 1 | 0 | 0 | Mode4 | ON | ON | ON | ON | ON | OFF | OFF |
| 1 | 1 | 0 | 1 | Mode5 | ON | ON | ON | ON | ON | ON | OFF |
| 1 | 1 | 1 | 0 | Mode6 | ON | ON | ON | ON | OFF | ON | ON |
| 1 | 1 | 1 | 1 | Mode7 | ON | ON | ON | ON | ON | ON | ON |

Note 1) : Do not use Mode1.
Note 2) : Do no set the combination of the code which is not defined in the table given above.
DISLPF_G[2:0]: Setting of the demodulation output level

| DISLPF_G[2] | DISLPF_G [1] | DISLPF_G [0] | Demodulation output level when <br> $\pm 1.5 \mathrm{kHz}$ dev. signal input |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 100 mV 多s |
| 0 | 1 | 0 | 200 mV ms |
| 0 | 1 | 1 | 300 mV rms |
| 1 | 0 | 1 | 50 mVrms |
| 1 | 1 | 0 | 100 mV rms |
| 1 | 1 | 1 | 150 mVrms |

Note ) The demodulation output level ( $\pm 1.5 \mathrm{kHz}$ dev. signal input, AUDIOOUT pin output) can be set to 50 mVrms typ. to 300 mVrms typ. by setting of \{DISLPF_G[2:0]\}.
Note ) Do no set the combination of the code which is not defined in the table given above.

## AGC_KEEP_SEL: Select AGC function of gain keeping

This register set the control way of the function of gain keeping.
0 : Control by the register \{AGC_KEEP\} setting (default)
1 : Control by the pin of AGC_KEEP
SDATAOUT_OE: Select output signal of DETO/SDATAOUT pin
The signal of DETO or SDATAOUT can be output from DETO/SDATAOUT pin.
0 : DETO signal output (default)
1 : SDATAOUT signal output
FMIX_IP3: NF/IIP3 priority select of 1st Mixer
IIP3 performance of 1st Mixer is improved by setting \{FMIX_IP3\}=1 without more supply current. Then Current Adjustment Resistor (BIAS1/2) must be used < $47 \mathrm{k} \Omega$. If NF performance is more important than IIP3, setting \{FMIX_IP3\}=0.
$0: N F$ performance is preference (default)
1 : IIP3 performance improvement
FMIX_HV: High IIP3 mode of 1st Mixer
IIP3 performance of 1st Mixer is improved by adjustment of BIAS1/2 resistance and setting \{FMIX_HV\}="1". When FMIX_HV="1" setting, MIXVDD must be set more than 4.5 V .
$0:$ BIAS $1 / 2 \geq 39 \mathrm{k} \Omega$ (default)
$1: 18 \mathrm{k} \Omega \leq \operatorname{BIAS} 1 / 2<39 \mathrm{k} \Omega$

## PDTRI_N: Tripler circuit On/Off

REFIN signal can be input from LO2NDIN pin by setting tripler circuit off.
Then REFIN input is one third of the 2nd LO input frequency.
0 : Off (default)
1: On
PDSYNTH_N: SYNTH On/Off
0 : Off (default)
1 : On
PDADC_N: ADC On/Off
0 : Off (default)
1 : On
PDFSTMIX_N: 1st MIXER On/Off
0 : Off (defaut)
1:On
BSSEL_FMIX: Bias resistance select
0 : BIAS2 pin is enable (default)
1 : BIAS1 pin is enable

## Address Ox0B

R_AGC1_G[5:0]: Read the gain setting of AGC1 when \{AGC_OFF\}=0
R_AGC2_G[4:0]: Read the gain setting of AGC2 when \{AGC_OFF\}=0

## Block Diagram (PLL SYNTH)

The AK2400 is a Delta-Sigma Fractional-N PLL (Phase Locked Loop) frequency synthesizer with a frequency switching function, covering a wide range of frequencies from 10 to 1000 MHz . This product consists of an 18-bit Delta-Sigma modulator, a low-noise phase frequency comparator, a highly accurate charge pump, a reference divider, dual-module prescaler ( $\mathrm{P} / \mathrm{P}+1$ ) and frequency offset adjustable circuits. An excellent PLL can be achieved by combining this synthesizer with the external loop filter and VCO (Voltage Controlled Oscillator). The operating supply voltage is from 2.7 to 5.5 V ; and the charge pump and serial interface can be driven by individual supply voltages.


Figure 9 Block Diagram (PLL SYNTH)

## Lock Detect function (PLL SYNTH)

In AK2400, "lock detect" output can be selected by $D[11]=\{L D\}$ in $<$ Address3>. When $\{L D\}$ is set to " 1 ", the phase frequency detector output provides a phase detection status as an analog level (comparison result). This is called "Analog Lock Detect". When $\{L D\}$ is set to " 0 ", the lock detect signal outputs according to the on-chip logic. This is called "Digital Lock Detect".

## Analog Lock Detect

In analog lock detect, the phase frequency detector output comes from the [LD] pin.

## LD=1

Reference clock
PFD clock

VCO divide clock
Phase frequency
detector output
LD output


Figure 10 Analog Lock Detect

## Digital Lock Detect

In the digital lock detect, the LD pin outputs "Low" every time when the frequency is set. And the LD pin outputs is "High" (which means the locked state) when a phase error smaller than T is detected for 63 times consecutively. If the phase error is larger than T is detected for 63 times consecutively when the LD pin outputs "High", the LD pin outputs "Low"(which means the unlocked state).

The accuracy of the phase detect is set by LDCKSEL[1:0].
" 00 " : 1 cycle of the REFIN clock (This cannot be used for the reference dividing ratio $\leq 3$.)
" 01 " : 2 cycle of the REFIN clock (This cannot be used for the reference dividing ratio $\leq 5$.)
" 10 " : 3 cycle of the REFIN clock (This cannot be used for the reference dividing ratio $\leq 6$.)
Since the AK2400 is a Delta-Sigma Fractional-N type, a phase error up to 7 times larger than the VCO period frequency may occur in the phase frequency detector. Therefore the LDCKSEL[1:0] setting should be large enough to cover the amplitude of the Delta-Sigma Fractional frequency. However, if the VCO frequency does not satisfy either of the following formula, the digital lock detect cannot be used. In such case, the analog lock detect should be used.

When $\{$ DITH $\}=\mathrm{D}[14]$ in $<$ Address $3>$ is set to " 1 " (DITH ON):
VCO frequency $>$ [REFIN] pin input frequency / [LDCKSEL[1:0] setting +1$] \times 7$
When $\{\mathrm{DITH}\}=\mathrm{D}[14]$ in $<$ Address $3>$ is set to " 0 " (DITH OFF):
VCO frequency $>$ [REFIN] pin input frequency / [LDCKSEL[1:0] setting +1$] \times 4$


Figure 11 Digital Lock Detect

Transition Flow Chart: Unlock State to Lock State


Figure 12-1 Unlock State to Lock State

Transition Flow Chart: Lock State to Unlock State


Figure 12-2 Digital Lock Detect

## Frequency Setting (PLL SYNTH)

## Frequency Setup

AK2400 is a Fractional-N type synthesizer that takes $2^{18}$ as the denominator, which calculates the integer and numerator to be set using the following formulas:

```
    Frequency setting = F PFD * (Integer + Numerator / 2 }\mp@subsup{}{}{18
    Integer = ROUND (Target Frequency / FPFD)
Numerator = ROUND {(Target Frequency - Integer }\times\mp@subsup{\textrm{F}}{\mathrm{ PFD }}{})/(\mp@subsup{F}{\mathrm{ PFD }}{}/\mp@subsup{2}{}{18})
Note)
ROUND: Rounded off to the nearest integer
\(\mathrm{F}_{\text {PFD }}\) : Phase Frequency Detector comparative Frequency ([REFIN] pin input frequency / R divider ratio)
```


## Calculation examples

Example 1) The numerator is positive when the target frequency is 950.0375 MHz and the Phase Frequency Detector comparative Frequency is 1 MHz .

Integer $=950.0375 \mathrm{MHz} / 1 \mathrm{MHz}=950.0375$
It is rounded off to 950 (decimal) $=3 \mathrm{~B} 6$ (hexadecimal) $=001110110110$ (binary)
Numerator $=(950.0375 \mathrm{MHz}-950 \times 1 \mathrm{MHz}) /\left(1 \mathrm{MHz} / 2^{18}\right)=9830.4$
It is rounded off to 9830 (decimal) $=2666$ (hexadecimal) $=10011001100110$ (binary)
Frequency setting $=1 \mathrm{MHz} \times\left(950+9830 / 2^{18}\right)=950.0374985 \mathrm{MHz}$
(In this case the error between the calculated frequency and the target frequency is 1.5 Hz .)
Example 2) The numerator is negative when the target frequency is 950.550 MHz and the Phase Frequency Detector comparative Frequency is 1 MHz .

Integer $=950.550 \mathrm{MHz} / 1 \mathrm{MHz}=950.550$
It is rounded off to 951 (decimal) $=3$ B7 (hexadecimal) $=001110110111$ (binary)
Numerator $=(950.550 \mathrm{MHz}-951 \times 1 \mathrm{MHz}) /\left(1 \mathrm{MHz} / 2^{18}\right)=-117964.8$ It is rounded off to -117965 (decimal), which is deduced from $2^{18}$ to be converted into binary for 2's complementary expression.
$2^{18}-117965($ decimal $)=144179($ decimal $)=23333($ hexadecimal $)=10001100110011$ 0011 (binary)
Frequency setting $=1 \mathrm{MHz} \times\left(951+\left(-117965 / 2^{18}\right)\right)=950.5499992 \mathrm{MHz}$
(In this case the error between the calculated frequency and the target frequency is 0.8 Hz .)

## Frequency switching adjustment (PLL SYNTH)

AK2400 has an offset adjustable register which can tune the carrier frequency set by $\{N \mathrm{NU}[17: 0]\}$ in <Address1> and $\{$ INT[14:0]\} in <Address2>. When the offset register: $\{\mathrm{OFST}[17: 0]\}$ in <Address6> is accessed, \{NUM[17:0]\} and \{INT[14:0]\} are recalculated automatically and their recalculated data are used in delta-sigma and N -divider. This operation is suitable for AFC and DFM applications.
When frequency offset is not used, the offset register must be written 00000 (hexadecimal).
When OFFSET register is used, set DITH=0(OFF).

## Setting examples

Example 1) The frequency offset is positive when the frequency offset is 100 Hz and the Phase Frequency Detector comparative frequency is 1 MHz .

Frequency offset $=100 \mathrm{~Hz} /\left(1 \mathrm{MHz} / 2^{18}\right)=26.2$
It is round off to 26 (decimal) $=1 \mathrm{~A}$ (hexadecimal) $=11010$ (binary)
Example 2) The frequency offset is negative when the frequency offset is -100 Hz and the Phase Frequency Detector comparative frequency is 1 MHz .

Frequency offset $=-100 \mathrm{~Hz} /\left(1 \mathrm{MHz} / 2^{18}\right)=-26.2$
It is round off to -26 (decimal), which is deduced from $2^{18}$ to be converted into binary for 2's complementary expression.
$2^{18}-26=262118($ decimal $)=$ 3FFE6 (hexadecimal) $=111111111111100110$ (binary)

## Algorithm of recalculation


written data in integer register \{INT[14:0]\} NUM written data in numerator register \{NUM[17:0]\}
OFST written data in offset register \{OFST[17:0]\}
INT_recal recalculated integer data
NUM recal recalculated numerator data
Figure 13 Frequency switching adjustment

## Charge Pump and Loop Filter (PLL SYNTHE)

AK2400 has two charge pumps; Charge Pump 1 for normal operation and Charge Pump 2 for Fast Lockup mode. The internal timer is used to switch these two charge pumps to achieve a Fast Lock PLL. The loop filter is external and connected to [CP], [SWIN] and [CPZ] pins. [CPZ] pin should be connected to R2 and C2, which are intermediate nodes, even if the Fast Lockup is not used. Therefore, R2 must be connected to [CP] pin, while C2 must be connected to the ground.
R2 and R2' are connected in parallel with internal switch in Fast Lockup. These R2 and R2' parallel resistance value is required for calculating loop bandwidth and phase margin in Fast Lockup operation.


Figure 14 Charge pump and Loop Filter

Setting $\mathrm{D}[16]=\{$ FASTEN $\}$ in <Address4> to "1" enables the Fast Lock Up mode for the AK2400
Changing a frequency setting (The frequency is changed at the rising edge of [CSN], when <Address $1>$ and <Address2> are accessed.) or [PDSYNTH_N] pin is set from "Low" to "High" with \{FASTEN\}=1 enables the Fast Lockup mode. The loop filter switch turns ON during the timer period specified by the counter value in $\mathrm{D}[12: 0]=\{$ FAST[12:0] $\}$ in <Address4>, and the charge pump for the Fast Lockup mode (Charge Pump 2) is enabled. After the timer period elapsed, the loop filter switch turns OFF. The charge pump for normal operation (Charge Pump 1) is enabled. $D[12: 0]=\{$ FAST[12:0] $\}$ in <Address4> is used to set the timer period for this mode.
The following formula is used to calculate the time period:
Phase detector frequency cycle $x$ counter value set in \{FAST[12:0]\}
The charge pump current can be changed with the register setting in 8 steps in normal operation (Charge Pump 1) and 8 steps in the Fast Lockup operation (Charge Pump 2).
The charge pump current for normal operation (Charge Pump 1) is determined by the setting in \{CP1[2:0]\}, which is a 3-bit address of D[17:15] in <Address2>, and a value of the resistance connected to the BIAS3 pin. The following formulas show the relationship between the resistance value, the register setting and the electric current value.

Charge Pump 1 minimum current $($ CP1_min $)=0.57 /$ Resistance connected to the BIAS3 pin
Charge Pump 1 current $=$ CP1_min $\times(\{\mathrm{CP} 1[2: 0]\}+1)$
The charge pump current for the Fast Lockup mode operation (Charge Pump 2 current) is determined by the setting in \{CP2[2:0]\}, which is a 3-bit address of D[15:13] in <Address4>, and a value of the resistance connected to the BIAS3 pin. The following formula show the relationship between the resistance value, the register setting and the electric current value.

Charge Pump 2 minimum current $(C P 2$ _min $)=5.7 /$ Resistance connected to the BIAS3 pin
Charge Pump 2 minimum current (CP2_min) $=$ CP2_min $\times(\{C P 2[2: 0]\}+4)$
The allowed range value for the resistance (connected to the BIAS3 pin (19)) is from 22 to 33 [ $\mathrm{k} \Omega$ ] for both normal and Fast Lockup mode operations.


Figure 15 Timing Chart for Fast Lockup Mode

## Calibration Procedure (Discriminator)

AK2400 employs a function to calibrate free-running frequency of VCO in Discriminator and demodulated signal level. Before starting RX Operation, calibration is required in order to acquire proper VCO operation range and demodulated signal level.

Following procedure is required before calibration.
<1> Start up the external TCXO and continuously supply LO signal to AK2400.
$<2>$ Set "110" to $0 x 0 \mathrm{~A}\{\mathrm{BS}[2: 0]\}$ and start up all circuits. After this operation, the circuits necessary for calibration (LOBUF, VIREF, Discriminator) will be powered on and calibration can be possible in 500us.
$<3>$ Calibration is begun by setting "1" to address $0 x 07$ \{CAL\}. When the calibration is executed once, the calibration operation cannot be stopped excluding master reset. Even if " 0 " is written in $\{C A L\}$, the calibration is completely executed.
$<4>$ Calibration data is maintained excluding the time when the master reset is executed or DVDD power supply is down.
$<5>$ It takes 1.5 ms for Discriminator to become steady after the calibration is completed.


Figure 16 Power-up sequence recommendation

## Typical Evaluation Board Schematic (PLL SYNTH)



Figure 17 Typical Evaluation Board Schematic (PLL SYNTH)
[CPZ] pin should be connected to R2 and C2, which are intermediate nodes, even if the Fast Lockup feature is not used. For the output destination from [CPZ] pin, see "Charge Pump and Loop Filter" on page 36.

R2 and R2' are connected in parallel with internal switch in Fast Lockup. These R2 and R2' parallel resistance value is required for calculating loop bandwidth and phase margin in Fast Lockup. The on-resistance value of the internal switch is $150 \Omega$ for reference.

1. PVDD, CPVDD


Figure 18 PVDD, CPVDD

## 2. VREF1



* Additional resistor for anti-noise characteristics of 1stMixer.

Figure 19 PVDD, CPVDD

## 3. REFIN



Figure 20 REFIN

## 4. RFINP, RFINN



Refer to typical Evaluation Board Schematic.
Figure 21 RFINP, RFINN
5. BIAS3


Figure 22 BIAS3


Figure 23 Typical Evaluation Board Schematic (1st MIXER)

Note 1) The exposed pad at the center of the backside should be connected to ground.
Note 2) The open drain output needs power feeding via a inductor. (IFOUTP pin and IFOUTN pin)
Note 3) It is necessary to adjust impedance matching as to its setting frequency. (RF input and IF output) Note 4) If 1st Mixer is not used, each pin are terminated as below.

Register \{BSSEL_FMIX\}, \{PDFSTIX_N\}, \{FMIX_HV\} and \{FMIX_IP3\} on Address 0x0A must be set to 0

| No. | Name | Terminating <br> condition |
| :---: | :--- | :--- |
| 1 | RFIN | OPEN |
| 2 | AVSS1 | VSS |
| 3 | IFOUTP | OPEN |
| 4 | IFOUTN | OPEN |
| 5 | MIXVDD | VSS |
| 53 | BIAS2 | VSS |
| 54 | BIAS1 | VSS |
| 55 | LOINP | OPEN |
| 56 | LOINN | OPEN |

## -Impedance matching network for RF Input pin

RF Input port with impedance matching network (highpass filter) is shown as below. Typical evaluation board component values in $50 \Omega$ interface are shown as below.


Figure 24 RF Input port with impedance matching network

| RF Input Frequency [MHz] | C1 $[\mathrm{pF}]$ | L1 $[\mathrm{nH}]$ | L2 [nH] |
| :---: | :---: | :---: | :---: |
| 70 | 82 | 200 | - |
| 160 | 39 | 100 | - |
| 300 | 18 | 33 | - |
| 600 | 18 | 33 | - |
| 900 | 18 | 33 | - |

## -Impedance matching network for LO Input pin

LOIN port can be matched with resistive impedance matching network in 10MHz < LO Input < 2000MHz.
Typical evaluation board component values in $50 \Omega$ interface is shown as below.


Figure 25 LO Input port with impedance matching network

## Impedance matching network for IF Output pin

IF output port with impedance matching network (lowpass filter and balun) is shown as below. IFOUTP and IFOUTN pins need power feeding via center tap of balun. Typical evaluation board component values in $50 \Omega$ interface are shown as below.


Figure 26 IF output port with impedance matching network

| IF Output Frequency [MHz] | Rload $[\mathrm{k} \Omega]$ | L3/L4 $[\mathrm{nH}]$ | $\mathrm{C} 4[\mathrm{pF}]$ | $\mathrm{C} 5[\mathrm{pF}]$ |
| :---: | :---: | :---: | :---: | :---: |
| 29.25 | 2.2 | 1800 | 6 | - |
| 46.35 | 2.2 | 1000 | 3.3 | - |
| 50.85 | 2.2 | 1000 | 2.4 | - |
| 58.05 | 2.2 | 1000 | 1.6 | - |

## Impedance matching network with LC



Figure 27 Impedance matching network with LC
Impedance matching network with LC is shown. AK2400 1st Mixer has open drain outputs, so RL1 + RL2 is output load resistance. C11and L11 compose lowpass filter. C12 and L12 are for highpass filter. C13 is DC blocking capacitor and L13 is RF choke. OUTP and OUTN pins need power feeding via L11, L12 and L13.

The differential voltage from IFOUTP/N can be converted to a single-ended by L11, L12, C11 and C12 properly. The differential impedance (RL1 + RL2) is converted to single-ended output terminating impedance Ro.

L11, C11, L12 and C12 are calculated as below. fout is IF output frequency.

$$
\begin{aligned}
& C_{11}=C_{12}=\frac{1}{2 \pi * f_{\mathrm{IF}} * \sqrt{\left(R_{\mathrm{L} 1}+R_{\mathrm{L} 2}\right) * R_{\mathrm{O}}}} \\
& L_{11}=L_{12}=\frac{\sqrt{\left(R_{\mathrm{L} 1}+R_{\mathrm{L} 2}\right) * R_{\mathrm{O}}}}{2 \pi * f_{\mathrm{IF}}}
\end{aligned}
$$

For example, in the case of IF Output $=50 \mathrm{MHz}$, Output Load Resistor (Rload) $=2.2 \mathrm{k} \Omega$ in $50 \Omega$ interface, L11, C11, L12 and C12 are calculated as below.

$$
\begin{aligned}
& C_{11}=C_{12}=\frac{1}{2 \pi^{*}\left(50 * 10^{\wedge} 6\right) * \sqrt{\left(2.2 * 10^{\wedge} 3\right) * 50}}=9.6 \mathrm{pF} \\
& L_{11}=L_{12}=\frac{\sqrt{\left(2.2 * 10^{\wedge} 3\right) * 50}}{2 \pi *\left(50^{*} 10^{\wedge} 6\right)}=1056 \mathrm{nH}
\end{aligned}
$$

L13 and C13 should be large enough not to affect the impedance at IF output frequency. In some cases the impedance matching can be optimized by L13 and C13.

For example, in the case of IF Output $=50 \mathrm{MHz}$, Output Load Resistor (Rload) $=2.2 \mathrm{k} \Omega$ in $50 \Omega$ interface, it is recommended to choose 2200 nH and 1000pF as L13 and C13. If any correction is needed, it can be adjusted by reducing the value of L13 and C13.

These calculated values are approximation. In some cases, some correction is needed due to the effect of parasitic capacitance of external parts or/and PCBs. The impedance matching network components should be decided through enough evaluation on AK2400.

Typical evaluation board component values in $50 \Omega$ interface are shown as below.

| IF Output Frequency [MHz] | RL1/RL2 $[\mathrm{k} \Omega]$ | $\mathrm{L} 11 / \mathrm{L} 12[\mathrm{nH}]$ | $\mathrm{C} 11 / \mathrm{C} 12[\mathrm{pF}]$ | $\mathrm{L} 13[\mathrm{nH}]$ | $\mathrm{C} 13[\mathrm{pF}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 29.25 | 1.1 | 1800 | 15 | 2200 | 270 |
| 46.35 | 1.1 | 1000 | 10 | 2200 | 220 |
| 50.85 | 1.1 | 1000 | 9.1 | 2200 | 82 |
| 58.05 | 1.1 | 1000 | 8.2 | 2200 | 39 |

The phase and amplitude balance is achieved at IF Output frequency by using impedance matching network with LC. The port-to-port leakage is improved with the phase and amplitude balance is achieved at RF, LO, and IF frequency with wide band balun.

## Typical Evaluation Board Schematic (2nd IF)

1) Power supply stabilizing capacitors

Connect capacitors between VDD and VSS pins to eliminate ripple and noise included in power supply. For maximum effect, the capacitors should be placed at a shortest distance between the pins.


Figure 28 DVDD, AVDD
2) AGND stabilizing capacitors

It is recommended that capacitors with $1 \mu \mathrm{~F}$ or lager be connected between VSS and the AGND and AGNDIN pins to stabilize the AGND signal. The capacitors must be placed as close to the pins as possible.


Figure 29 AGNDIN, AGNDOUT
3) BIAS4 pin


Figure 30 BIAS4
4) Noise Amp

The following gives a sample configuration of a BPF when input frequency is 31 kHz .
Some parameters can be calculated using following (1) to (3) equations.

(1) $f_{0}=\frac{1}{2 \pi \sqrt{R_{3}\left(R_{1} / / R_{2}\right) \mathrm{C}^{2}}}$
(2) $\quad G_{v}=\frac{R_{3}}{2 R_{1}}$
(3) $Q^{2}=\frac{R_{3}}{4\left(R_{1} / / R_{2}\right)}$

Figure 31 NAMPO, NAMPI
5) NRECTO pin

Rise time of noise detection is proportionate to $\mathrm{C} 1=0.1 \mu \mathrm{~F}$ and internal resistance $75 \mathrm{k} \Omega$


Figure 32 NRECTO
6) RSSIOUT pin


Figure 33 RSSIOUT
7) Discriminator


Figure 34 Discriminator
8) Tripler circuit


Figure 35 Tripler circuit
9) VREFA output

It is recommended that capacitors with 220 nF or lager be connected between AVSS and VREFA pin to stabilize the VREFA signal. The capacitors must be placed as close to the pins as possible.


Figure 36 VREFA
10) DETO/SDATAOUT output

When \{SDATAOUT_OE\} is set "0", DETO signal is output. DETO is open-drain output.
When \{SDATAOUT_OE\} is set "1", SDATAOUT signal is output. SDATAOUT is CMOS output and output level is DVDD voltage.


Figure 37 DETO/SDATAOUT

## Package

Marking

a: Product number : AK2400
b: Date code : XXXXXXX
c: 1 pin marking
d: Style : QFN
e: Number of pins : 56
Figure 38 Marking
Mechanical Outline
Package: 56pin-QFN ( $8 \times 8 \mathrm{~mm}, ~ 0.5 \mathrm{~mm}$ pitch)


Figure 39 Mechanical Outline

## Revision History

| Date (Y/M/D) | Revision | Reason | Page | Contents |
| :--- | :--- | :--- | :--- | :--- |
| $14 / 10 / 23$ | 00 | Initial <br> Version |  |  |
| $15 / 04 / 23$ | 01 | Spec <br> change | 20,28 | Prohibit Mode1 |
|  |  | Spec <br> addition | 15 | Expand input frequency range of 2ndMixer <br> to FLO $\pm 0.45 M H z$ |
|  | Annotation <br> addition | $22,24,35$ | When OFFSET register is used, set <br> DITH=0(OFF). |  |

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.

## AsahiKASEI

-Related Parts

| Part\# | Discription | Comments |
| :---: | :---: | :---: |
| Mixer |  |  |
| AK1220 | 100MHz 900MHz High Linearity Down Conversion Mixer | IIP3:+22dBm |
| AK1222 | 100MHz 900MHz Low Power Down Conversion Mixer | IDD:2.9mA |
| AK1224 | 100MHz~900MHz Low Noise, High Liniarity Down Conversion Mixer | NF:8.5dB, IIP3:+18dBm |
| AK1228 | 10MHz $\sim$ 2GHz Up/Down Conversion Mixer | 3V Supply, NF:8.5dB |
| AK1221 | $0.7 \mathrm{GHz} \sim 3.5 \mathrm{GHz}$ High Linearity Down Conversion Mixer | IIP3:+25dBm |
| AK1223 | 3GHz~8.5GHz High Linearity Down Conversion Mixer | IIP3:+13dB, NF:15dB |
| PLL Synthesizer |  |  |
| AK1541 | 20MHz~600MHz Low Power Fractional-N Synthesizer | IDD: 4.6 mA |
| AK1542A | 20MHz~600MHz Low Power Integer-N Synthesizer | IDD: 2.2 mA |
| AK1543 | $400 \mathrm{MHz} \sim 1.3 \mathrm{GHz}$ Low Power Fractional-N Synthesizer | IDD:5.1mA |
| AK1544 | $400 \mathrm{MHz} \sim 1.3 \mathrm{GHz}$ Low Power Integer-N Synthesizer | IDD: 2.8 mA |
| AK1590 | 60MHz $\sim 1 \mathrm{GHz}$ Fractional-N Synthesizer | IDD: 2.5 mA |
| AK1545 | $0.5 \mathrm{GHz} \sim 3.5 \mathrm{GHz}$ Integer-N Synthesizer | 16-TSSOP |
| AK1546 | $0.5 \mathrm{GHz} \sim 3 \mathrm{GHz}$ Low Phase Noise Integer-N Synthesizer | Normalized C/N:-226dBc/Hz |
| AK1547 | $0.5 \mathrm{GHz} \sim 4 \mathrm{GHz}$ Integer-N Synthesizer | 5V Supply |
| AK1548 | $1 \mathrm{GHz} \sim 8 \mathrm{GHz}$ Low Phase Noise Integer-N Synthesizer | Normalized C/N:-226dBc/Hz |
| IFVGA |  |  |
| AK1291 | 100~300MHz Analog Signal Control IF VGA w/ RSSI | Dynamic Range:30dB |
| integrated VCO |  |  |
| AK1572 | 690MHz~4GHz Down Conversion Mixer with Frac.-N PLL and VCO | $\begin{aligned} & \text { IIP3:24dBm, } \\ & -111 \mathrm{dBc} / \mathrm{Hz} @ 100 \mathrm{kHz} \end{aligned}$ |
| AK1575 | $690 \mathrm{MHz} \sim 4 \mathrm{GHz}$ Up Conversion Mixer with Frac.-N PLL and VCO | $\begin{aligned} & \text { IIP3:24dBm, } \\ & -111 \mathrm{dBc} / \mathrm{Hz} @ 100 \mathrm{kHz} \end{aligned}$ |
| IF Reciever (2nd Mixer + IF BPF + FM Detector) |  |  |
| AK2364 | Built-in programmable AGC+BPF, FM detector IC | IFBPF: $\pm 10 \mathrm{kHz} \sim \pm 4.5 \mathrm{kHz}$ |
| AK2365A | Built-in programmable AGC+BPF, IFIC | IFBPF: $\pm 7.5 \mathrm{kHz} \sim \pm 2 \mathrm{kHz}$ |
| Analog BB for PMR/LMR |  |  |
| AK2345C | CTCSS Filter, Encoder, Decoder | 24-VSOP |
| $\begin{aligned} & \text { AK2360/ } \\ & \text { AK2360A } \end{aligned}$ | Inverted frequency ( $3.376 \mathrm{kHz} / 3.020 \mathrm{kHz}$ ) scrambler | 8-SON |
| AK2363 | MSK Modem/DTMF Receiver | 24-QFN |
| AK2346B | 0.3-2.55/3.0kHz Analog audio filter, | 24-VSOP |
| AK2346A | Emphasis, Compandor, scrambler, MSK Modem | 24-QFN |
| AK2347B | $0.3-2.55 / 3.0 \mathrm{kHz}$ Analog audio filter Emphasis, Compandor, scrambler, CTCSS filter | 24-VSOP |
| Function IC |  |  |
| AK2330 | 8-bit 8ch Electronic Volume | VREF can be selected for each channel |
| AK2331 | 8-bit 4ch Electronic Volume | VREF can be selected for each channel |

Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document, please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.

